Patents by Inventor Kwan Weon Kim
Kwan Weon Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9502136Abstract: A semiconductor memory includes a memory block configured to perform an operation according to a first test pattern or a second test pattern, a switching circuit configured to provide the first test pattern or the second test pattern to the memory block according to a first test mode signal and a second test mode signal, and a test pattern setup circuit configured to store a test pattern source signal in a feedback loop varied according to a third test mode signal and output the stored test pattern source signal as the first test pattern.Type: GrantFiled: February 4, 2016Date of Patent: November 22, 2016Assignee: SK HYNIX INC.Inventor: Kwan Weon Kim
-
Patent number: 9384808Abstract: An address input circuit of a semiconductor device includes: an address latch unit configured to generate latch addresses, by latching addresses sequentially provided by an external, according to a command decoding signal, wherein latch timings of each of the addresses are adjusted differently from one another; and a command decoder configured to decode a command provided from the external and generate the command decoding signal.Type: GrantFiled: December 16, 2013Date of Patent: July 5, 2016Assignee: SK hynix Inc.Inventors: Young Ju Kim, Kwan Weon Kim, Dong Uk Lee
-
Patent number: 9263101Abstract: A semiconductor memory device includes first and second memory regions configured to store data in a mirrored fashion with respect to each other during a high speed operation period; and a read operation block configured to repeatedly and alternately select the first and second memory regions and read data from a selected memory region, in the case where the first or second memory region is repeatedly selected n read operations of at least two times during the high speed operation period.Type: GrantFiled: October 23, 2014Date of Patent: February 16, 2016Assignee: SK Hynix Inc.Inventor: Kwan-Weon Kim
-
Patent number: 9257202Abstract: A semiconductor device includes a normal test signal generator and a termination signal generator. The normal test signal generator is suitable for generating a first enablement signal and a first pulse signal in response to an external command signal when a first code signal and a second code signal have a predetermined logic combination. Further, the normal test signal generator is suitable for decoding a first test address signal and a second test address signal to generate first to fourth normal test signals. The termination signal generator is suitable for receiving the first pulse signal during an enablement period of the first enablement signal to generate a first termination signal which is enabled when a predetermined signal among the first to fourth normal test signals is generated.Type: GrantFiled: February 6, 2014Date of Patent: February 9, 2016Assignee: SK Hynix Inc.Inventor: Kwan Weon Kim
-
Publication number: 20150302899Abstract: A semiconductor memory device includes: a first memory region including a plurality of first memory cells, two or more of which are simultaneously selected by a single address, and stores a first single datum; and a second memory region including a plurality of second memory cells, each of which is selected by the single address, and stores a second single datum.Type: ApplicationFiled: October 21, 2014Publication date: October 22, 2015Inventor: Kwan-Weon KIM
-
Publication number: 20150269980Abstract: A semiconductor memory device includes first and second memory regions configured to store data in a mirrored fashion with respect to each other during a high speed operation period; and a read operation block configured to repeatedly and alternately select the first and second memory regions and read data from a selected memory region, in the case where the first or second memory region is repeatedly selected in read operations of at least two times during the high speed operation period.Type: ApplicationFiled: October 23, 2014Publication date: September 24, 2015Inventor: Kwan-Weon KIM
-
Publication number: 20150221397Abstract: A semiconductor device includes a normal test signal generator and a termination signal generator. The normal test signal generator is suitable for generating a first enablement signal and a first pulse signal in response to an external command signal when a first code signal and a second code signal have a predetermined logic combination. Further, the normal test signal generator is suitable for decoding a first test address signal and a second test address signal to generate first to fourth normal test signals. The termination signal generator is suitable for receiving the first pulse signal during an enablement period of the first enablement signal to generate a first termination signal which is enabled when a predetermined signal among the first to fourth normal test signals is generated.Type: ApplicationFiled: February 6, 2014Publication date: August 6, 2015Applicant: SK hynix Inc.Inventor: Kwan Weon KIM
-
Publication number: 20140169118Abstract: An address input circuit of a semiconductor device includes: an address latch unit configured to generate latch addresses, by latching addresses sequentially provided by an external, according to a command decoding signal, wherein latch timings of each of the addresses are adjusted differently from one another; and a command decoder configured to decode a command provided from the external and generate the command decoding signal.Type: ApplicationFiled: December 16, 2013Publication date: June 19, 2014Applicant: SK hynix Inc.Inventors: Young Ju KIM, Kwan Weon KIM, Dong Uk LEE
-
Publication number: 20120217654Abstract: A semiconductor device includes a wafer comprising a chip that passes a test and a chip that does not pass a test, one or more first stacked chips that are stacked over the chip that passes a test, and one or more second stacked chips that are stacked over the chip that does not pass a test, wherein the second stacked chips comprise at least one between an chip that does not pass a test and a dummy chip.Type: ApplicationFiled: November 9, 2011Publication date: August 30, 2012Inventors: Sang-Hoon SHIN, Kwan-Weon Kim
-
Patent number: 8237464Abstract: An integrated circuit for controlling data output impedance includes an address decoder, a selection signal decoder, and a transfer control unit. The address decoder is configured to decode an address signal and generate a selection mode signal and a first adjustment mode signal. The selection signal decoder is configured to decode a selection signal and generate an enable signal and a disable signal. The transfer control unit is configured to transfer a pull-up signal and a pull-down signal as a selection pull-up signal and a selection pull-down signal.Type: GrantFiled: February 24, 2011Date of Patent: August 7, 2012Assignee: SK Hynix Inc.Inventors: Ja Beom Koo, Kwan Weon Kim
-
Patent number: 8120416Abstract: A semiconductor integrated circuit can include a first voltage pad, a second voltage pad, and a voltage stabilizing unit that is connected between the first voltage pad and the second voltage pad. The first voltage pad can be connected to a first internal circuit, and the second voltage pad can be connected to a second internal circuit.Type: GrantFiled: July 1, 2008Date of Patent: February 21, 2012Assignee: Hynix Semiconductor Inc.Inventors: Kwan-Weon Kim, Jun-Ho Lee, Kun-Woo Park, Chang-Kyu Choi, Yong-Ju Kim, Sung-Woo Han, Jun-Woo Lee
-
Publication number: 20120007631Abstract: An integrated circuit for controlling data output impedance includes an address decoder, a selection signal decoder, and a transfer control unit. The address decoder is configured to decode an address signal and generate a selection mode signal and a first adjustment mode signal. The selection signal decoder is configured to decode a selection signal and generate an enable signal and a disable signal. The transfer control unit is configured to transfer a pull-up signal and a pull-down signal as a selection pull-up signal and a selection pull-down signal.Type: ApplicationFiled: February 24, 2011Publication date: January 12, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Ja Beom KOO, Kwan Weon KIM
-
Patent number: 8064283Abstract: A semiconductor memory apparatus includes a data bus inversion (DBI) section configured to receive a plurality of input data and decide whether to invert or output, without an inversion, the plurality of input data depending upon logic levels of the plurality of data, and further configured to generate a plurality of inversion data based on the decision; and a data output section configured to receive the plurality of inversion data, invert or output, without an inversion the plurality of inversion data in response to a mode signal, and generate a plurality of output data.Type: GrantFiled: May 22, 2009Date of Patent: November 22, 2011Assignee: Hynix Semiconductor Inc.Inventors: Seung Wook Kwak, Kwan Weon Kim
-
Patent number: 7924647Abstract: A fuse circuit includes a fuse unit configured to form a current path on a first node according to whether or not a fuse is cut; a driving current controller configured to control a potential level of the first node in response to a test signal; and an output unit configured to output a fuse state signal in response to the potential level of the first node.Type: GrantFiled: June 30, 2009Date of Patent: April 12, 2011Assignee: Hynix Semiconductor Inc.Inventors: Keun-Soo Song, Kwan-Weon Kim
-
Patent number: 7911251Abstract: A clock signal generating circuit includes a main clock buffering unit and a sub clock buffering unit. The main clock buffering unit is capable of generating both a differential clock signal pair and a single clock signal. The main clock buffering unit selectively outputs either the differential clock signal pair or the single clock signal depending upon the frequency of an external clock signal. The sub clock buffering unit receives the output of the main clock buffering unit and generates first and second clock signals. The operation of the sub clock buffering unit depends upon whether the differential clock signal pair or the single clock signal is output by the main clock buffering unit.Type: GrantFiled: June 30, 2009Date of Patent: March 22, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hyeng Ouk Lee, Kwan Weon Kim
-
Publication number: 20110058432Abstract: A semiconductor integrated circuit is provided that includes a first pad, a data storage and input/output block configured to store and output data by using a data strobe signal and a clock signal inputted through the first pad, and a timing compensation unit configured to delay the clock signal to generate the data strobe signal.Type: ApplicationFiled: December 29, 2009Publication date: March 10, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Ji Yeon YANG, Kwan Weon KIM
-
Publication number: 20100290302Abstract: A fuse circuit includes a fuse unit configured to form a current path on a first node according to whether or not a fuse is cut; a driving current controller configured to control a potential level of the first node in response to a test signal; and an output unit configured to output a fuse state signal in response to the potential level of the first node.Type: ApplicationFiled: June 30, 2009Publication date: November 18, 2010Inventors: Keun-Soo Song, Kwan-Weon Kim
-
Publication number: 20100283519Abstract: A clock signal generating circuit includes a main clock buffering unit and a sub clock buffering unit. The main clock buffering unit is capable of generating both a differential clock signal pair and a single clock signal. The main clock buffering unit selectively outputs either the differential clock signal pair or the single clock signal depending upon the frequency of an external clock signal. The sub clock buffering unit receives the output of the main clock buffering unit and generates first and second clock signals. The operation of the sub clock buffering unit depends upon whether the differential clock signal pair or the single clock signal is output by the main clock buffering unit.Type: ApplicationFiled: June 30, 2009Publication date: November 11, 2010Inventors: Hyeng Ouk LEE, Kwan Weon KIM
-
Patent number: 7791396Abstract: A semiconductor integrated circuit includes a first clock pin controller that receives a mirror function signal and a test mode signal to generate a first input buffer control signal in response to the mirror function signal in a normal mode. A second clock pin controller receives the mirror function signal and the test mode signal to generate a second input buffer control signal, which is an inverted signal of the first input buffer control signal, in response to the mirror function signal in the normal mode. An input buffer unit generates output signals of first and second pins in response to the first input buffer control signal and the second input buffer control signal, respectively.Type: GrantFiled: July 3, 2007Date of Patent: September 7, 2010Assignee: Hynix Semiconductor Inc.Inventors: Young-Ju Kim, Kwan-Weon Kim
-
Publication number: 20100157696Abstract: A semiconductor memory apparatus includes a data bus inversion (DBI) section configured to receive a plurality of input data and decide whether to invert or output, without an inversion, the plurality of input data depending upon logic levels of the plurality of data, and further configured to generate a plurality of inversion data based on the decision; and a data output section configured to receive the plurality of inversion data, invert or output, without an inversion the plurality of inversion data in response to a mode signal, and generate a plurality of output data.Type: ApplicationFiled: May 22, 2009Publication date: June 24, 2010Inventors: Seung Wook KWAK, Kwan Weon KIM