Patents by Inventor Kyu Hyun Choi
Kyu Hyun Choi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20050231473Abstract: An apparatus and method for providing a bring-up simulation game in a mobile terminal that makes a call over a mobile communication network are provided. In the apparatus, a call detector monitors an incoming or outgoing call and collects bring-up call information from the monitored call. A call decider analyzes bring-up call information associated with a phone number mapped to a predetermined character among the collected bring-up call information, numerically quantizes the analyzed bring-up call information, and determines the growth stage of the character according to the numerical bring-up call information. A character controller updates the appearance and state of the character according to the growth stage of the character. A display displays the updated appearance and state of the character.Type: ApplicationFiled: April 6, 2005Publication date: October 20, 2005Inventors: Hun-Kee Kim, Kyu-Hyun Choi, Joo-Kwang Kim, Joo-Sang Ryu, Kyo-Sook Shin
-
Patent number: 6954377Abstract: In accordance with the present invention, a memory cell includes a pair of non-volatile devices and a pair of DRAM cells each associated with a different one of the non-volatile devices. Each DRAM cell further includes an MOS transistor a capacitor. The DRAM cells and their associated non-volatile devices operate differentially and when programmed store and supply complementary data. The non-volatile devices are erased prior to being programmed. Programming of the non-volatile devices may be done via hot-electron injection or Fowler-Nordheim tunneling. When a power failure occurs, the data stored in the DRAM are loaded in the non-volatile devices. After the power is restored, the data stored in the non-volatile devices are restored in the DRAM cells. The differential reading and wring of data reduces over-erase of the non-volatile devices.Type: GrantFiled: March 19, 2003Date of Patent: October 11, 2005Assignee: O2IC, Inc.Inventors: Kyu Hyun Choi, Sheau-suey Li
-
Publication number: 20050220044Abstract: An apparatus and method for performing a bring-up simulation to bring up a character are provided. In the apparatus, a sensor measures at least one of an ambient temperature of the mobile terminal, a remaining battery power of the mobile terminal and an amount of vibrations of the mobile terminal, a controller compares the measured value received from the sensor with a predetermined threshold, calculates bonus points and penalty points according to the measured value, and controls the state of a character according to the calculated bonus and penalty points, character generator sets or updates the state of the character according to internal conditions of the mobile terminal, external conditions of the mobile terminal and user interaction with the character via the mobile terminal corresponding to a control signal received from the controller, and a display for displaying the character in accordance with the state and growth stage of the character.Type: ApplicationFiled: March 30, 2005Publication date: October 6, 2005Inventors: Kyu-Hyun Choi, Joon-Sang Ryu, Kyo-Sook Shin, Hun-Kee Kim, Joo-Kwang Kim
-
Publication number: 20050161718Abstract: A method of forming a non-volatile DRAM includes, in part, forming a first polysilicon layer above a first dielectric layer to form a control gate of the non-volatile device of the non-volatile DRAM; forming sidewall spacers adjacent the first polysilicon layer; forming a second oxide layer; forming a second polysilicon layer above the second oxide layer, forming lightly doped areas in the body region; forming a second spacer above the body region, forming source and drain regions of the non-volatile device and the MOS transistor of the non-volatile DRAM; forming a third polysilicon layer over portions of the lightly doped areas to form polysilicon landing pads; forming a third dielectric layer above the polysilicon landing pads; and forming a fourth polysilicon layer over the third dielectric layer.Type: ApplicationFiled: April 6, 2004Publication date: July 28, 2005Applicant: O2IC, Inc.Inventor: Kyu Hyun Choi
-
Publication number: 20050136592Abstract: A method of forming a self-aligned non-volatile device, includes, in part: forming trench isolation regions, forming a well between the trench isolation, forming a second well above the first well, forming a first oxide layer above a first portion of the second well, forming a first dielectric, a first polysilicon gate, and a second dielectric layer, respectively, above the first polysilicon layer, forming a first spacer above the body region and adjacent the first polysilicon layer, forming a second oxide layer above a second portion of the second well not covered by the first spacer, forming a second polysilicon gate layer above the second oxide layer, the first spacer and a portion of the second dielectric layer, removing the second polysilicon layer and the layers below it that are exposed in a via formed using a mask, thereby forming self-aligned source/drain regions.Type: ApplicationFiled: December 23, 2003Publication date: June 23, 2005Applicant: 02IC, Inc.Inventor: Kyu Hyun Choi
-
Patent number: 6806148Abstract: A method of forming an integrated circuit, includes, in part: forming trench isolation in a semiconductor substrate, forming a first well between the trench isolation, forming a second well above the first well, forming a first oxide layer above a first portion of the second well, forming a first dielectric layer above the first oxide layer, forming a first polysilicon gate layer above the first dielectric layer, forming a second dielectric layer above the first polysilicon layer, forming a first spacer above the body region and adjacent the first polysilicon layer, forming a second oxide layer above a second portion of the second well not covered by the first spacer, forming a second polysilicon gate layer above the second oxide layer, the first spacer and a portion of the second dielectric layer, and forming a second spacer to define source and drain regions.Type: GrantFiled: May 28, 2003Date of Patent: October 19, 2004Assignee: O2IC, Inc.Inventors: Kyu Hyun Choi, Sheau-suey Li
-
Patent number: 6798008Abstract: In accordance with the present invention, a memory cell includes a non-volatile device and a DRAM cell. The DRAM cell further includes an MOS transistor and a capacitor. The non-volatile device include a control gate region and a guiding gate region that may partially overlap. The non-volatile device is erased prior to being programmed. Programming of the non-volatile device may be done via hot-electron injection or Fowler-Nordheim tunneling. When a power failure occurs, the data stored in the DRAM is loaded in the non-volatile devices. After the power is restored, the data stored in the non-volatile device is restored in the DRAM cell.Type: GrantFiled: March 19, 2003Date of Patent: September 28, 2004Assignee: 02IC, Inc.Inventor: Kyu Hyun Choi
-
Publication number: 20040016947Abstract: In accordance with the present invention, a memory cell includes a non-volatile device and a DRAM cell. The DRAM cell further includes an MOS transistor and a capacitor. The non-volatile device include a control gate region and a guiding gate region that may partially overlap. The non-volatile device is erased prior to being programmed. Programming of the non-volatile device may be done via hot-electron injection or Fowler-Nordheim tunneling. When a power failure occurs, the data stored in the DRAM is loaded in the non-volatile devices. After the power is restored, the data stored in the non-volatile device is restored in the DRAM cell.Type: ApplicationFiled: March 19, 2003Publication date: January 29, 2004Applicant: O2IC, Inc.Inventor: Kyu Hyun Choi
-
Publication number: 20030231528Abstract: In accordance with the present invention, a memory cell includes a pair of non-volatile devices and a pair of DRAM cells each associated with a different one of the non-volatile devices. Each DRAM cell further includes an MOS transistor a capacitor. The DRAM cells and their associated non-volatile devices operate differentially and when programmed store and supply complementary data. The non-volatile devices are erased prior to being programmed. Programming of the non-volatile devices may be done via hot-electron injection or Fowler-Nordheim tunneling. When a power failure occurs, the data stored in the DRAM are loaded in the non-volatile devices. After the power is restored, the data stored in the non-volatile devices are restored in the DRAM cells. The differential reading and wring of data reduces over-erase of the non-volatile devices.Type: ApplicationFiled: March 19, 2003Publication date: December 18, 2003Applicant: 021C, Inc.Inventors: Kyu Hyun Choi, Sheau-suey Li
-
Publication number: 20030223288Abstract: A non-volatile memory device (hereinafter alternatively referred to device) includes a guiding gate that extends along a first portion of the device's channel length and a control gate that extends along a second portion of the device's channel length. The first and second portions of the channel length do not overlap. The guiding gate, which overlays the substrate above the channel region, is insulated from the semiconductor substrate in which the device is formed via an oxide layer. The control gate, which also overlays the substrate above the channel region, is insulated from the substrate via an oxide-nitride-oxide layer. The device includes a source terminal, a drain terminal, a guiding gate terminal, a control gate terminal, and a substrate terminal coupled to the semiconductor substrate in which the device is formed.Type: ApplicationFiled: March 19, 2003Publication date: December 4, 2003Applicant: O2IC, Inc.Inventor: Kyu Hyun Choi
-
Publication number: 20030190771Abstract: In accordance with the present invention, a memory cell includes both non-volatile and SRAM cells. The non-volatile memory cell includes two MNOS transistors forming a differential pair. The SRAM cell includes a pair of MOS select transistors and a pair of cross-coupled MOS transistors. The MOS select transistors are adapted to couple the true and complement bitlines associated with the memory cell to various terminals of the cross-coupled MOS transistors, thereby to load data into the SRAM. During power-off, data is loaded from the SRAM into the non-volatile memory cell. During a subsequent read of the non-volatile memory cell, the SRAM is reloaded with data it had prior to the power-off. Because the MNOS transistors of the non-volatile memory cell operate differentially, data read errors caused by over-erase are reduced. Because the voltages applied during programming and erase cycle of the non-volatile memory cell are relatively small, the memory cell consumes relatively small amount of power.Type: ApplicationFiled: March 7, 2002Publication date: October 9, 2003Applicants: 02IC, Ltd., 02IC, Inc.Inventor: Kyu Hyun Choi
-
Publication number: 20030179630Abstract: In accordance with the present invention, a memory cell includes a non-volatile device and a SRAM cell. The SRAM cell includes first and second MOS transistors. The non-volatile device is a load to the SRAM cell. The memory cell may be adapted to operate differentially if a second SRAM cell and a second non-volatile device is disposed therein If so adapted, the SRAM cells and/or the non-volatile devices when programmed store and supply complementary data. The non-volatile devices are erased prior to being programmed. Programming of the non-volatile devices may be done via hot-electron injection or Fowler-Nordheim tunneling. When a power failure occurs, the data stored in the SRAM are loaded in the non-volatile devices. After the power is restored, the data stored in the non-volatile devices are restored in the SRAM cells. The differential reading and wring of data reduces over-erase of the non-volatile devices.Type: ApplicationFiled: March 19, 2003Publication date: September 25, 2003Applicant: O2IC, Inc.Inventor: Kyu Hyun Choi
-
Patent number: 6514819Abstract: A DRAM having a theoretical cell layout efficiency of 100% and a density of up to four gigabits DRAM is obtained without sacrificing the storage capacitor values. This accomplishment is achieved by introducing landing pads in layout and obtaining narrow widths down to 1000A and small spaces down to 700 Å. The DRAM has active isolations, word lines, cup-shaped vertical capacitor walls, and bit lines. The process for forming small dimensions having this narrow width, narrow wall and the small space in ranges down 800 Å comprises depositing a form material on the surface of a product material. A portion of the form material is removed by RIE etching by using the lithography technique. A layer of masking material is deposited over the form material and product material, the layer of masking material having a thickness correlating to said desired width of product material. Masking material is removed by vertical RIE until the form material is exposed, leaving a predetermined width of masking material.Type: GrantFiled: February 26, 1999Date of Patent: February 4, 2003Assignee: Ace Memory, Inc.Inventor: Kyu Hyun Choi
-
Patent number: 5946566Abstract: A DRAM having a theoretical cell layout efficiency of 100% and a density of up to four gigabits DRAM is obtained without sacrificing the storage capacitor values. This accomplishment is achieved by introducing landing pads in layout and obtaining narrow widths down to 1000 .ANG. and small spaces down to 700 .ANG.. The DRAM has active isolations, word lines, cup-shaped vertical capacitor walls, and bit lines. The process for forming small dimensions having this narrow width, narrow wall and the small space in ranges down 800 .ANG. comprises depositing a form material on the surface of a product material. A portion of the form material is removed by RIE etching by using the lithography technique. A layer of masking material is deposited over the form material and product material, the layer of masking material having a thickness correlating to said desired width of product material. Masking material is removed by vertical RIE until the form material is exposed, leaving a predetermined width of masking material.Type: GrantFiled: March 1, 1996Date of Patent: August 31, 1999Assignee: Ace Memory, Inc.Inventor: Kyu Hyun Choi
-
Patent number: 5297085Abstract: A semiconductor a semiconductor memory device including a plurality of normal blocks containing only normal memory cells without a redundant memory cell and a redundant block containing only redundant memory cells.Type: GrantFiled: December 2, 1991Date of Patent: March 22, 1994Assignee: SamSung Electronics Co., Ltd.Inventors: Kyu-Hyun Choi, Hyun -Kun Byun, Jung-Ryul Lee, Choong-Kun Kwak
-
Patent number: 5236859Abstract: There is disclosed a stacked capacitor with high capacity which ensures structural stability in a DRAM cell and a method for manufacturing the same. The stacked-capacitor is of a hollow (or cylindrical) capacitor where both ends of several polysilicon layers which form a storage electrode are connected with each other. In construction, this inventive stacked-capacitor includes: a first polysilicon layer coupled to the source region so as to extend in parallel with surface of the substrate over the left and right sides of the source region; a bridge polysilicon layer, extending in the upward direction of the substrate from both ends of the first polysilicon layer; a dielectric film formed so as to contact with the surfaces of the bridge polysilicon layer, first polysilicon layer, second polysilicon layer; and a third polysilicon layer formed so as to contact with the surface of the dielectric film.Type: GrantFiled: December 10, 1991Date of Patent: August 17, 1993Assignee: SamSung Electronics Co., Ltd.Inventors: Dong-Joo Bae, Won-Shik Baek, Kyu-Hyun Choi
-
Patent number: 5187548Abstract: There is disclosed a stacked capacitor comprising a fin-shaped storage electrode of multiple polysilicon layers with supporting layers therebetween so as to compensate for the structural weakness of the fin-shaped storage electrode.Type: GrantFiled: September 28, 1990Date of Patent: February 16, 1993Assignee: Samsung Electronics Co., Ltd.Inventors: Won-Shik Baek, Kyu-Hyun Choi, Dong-Joo Bae
-
Patent number: 5095346Abstract: There is disclosed a stacked capacitor with high capacity which ensures structural stability in a DRAM cell and a method for manufacturing the same. The stacked-capacitor is of a hollow (or cylindrical) capacitor where both ends of several polysilicon layers which form a storage electrode are connected with each other. In construction, this inventive stacked-capacitor includes: a first polysilicon layer coupled to the source region so as to extend in parallel with surface of the substrate over the left and right sides of the source region; a bridge polysilicon layer, extending in the upward direction of the substrate from both ends of the first polysilicon layer; a dielectric film formed so as to contact with the surfaces of the bridge polysilicon layer, first polysilicon layer, second polysilicon layer; and a third polysilicon layer formed so as to contact with the surface of the dielectric film.Type: GrantFiled: August 31, 1990Date of Patent: March 10, 1992Assignee: SamSung Electronics Co., Ltd.Inventors: Dong-Joo Bae, Won-Shik Baek, Kyu-Hyun Choi
-
Patent number: 5013686Abstract: A method being capable of achieving the reduction in contact resistance between each layer when bringing a silicide layer into contact with a polycrystalline-silicon (polysilicon) layer in the manufacture of semiconductor devices. The method comprises the steps of forming a polysilicon layer and a silicide layer thereon over a partial top surface of a semiconductor substrate, forming an insulating layer over said silicide layer and the entire top surface of the substrate, forming a contact window by etching the partial area of the insulating layer over said silicide layer, and forming a polysilicon layer over the entire top surface of the substrate after performing ion-implantation through said contact window, wherein said ion-implantation is performed with N-type high doping into the silicide.Type: GrantFiled: September 30, 1988Date of Patent: May 7, 1991Assignee: SamSung Electronics Co., Ltd.Inventors: Kyu-Hyun Choi, Heyung-Sub Lee, Jung-Hwan Lee
-
Patent number: RE36490Abstract: A memory cell device having circuitry located between memory cell arrays comprises power and ground lines to the circuitry formed directly above the memory cell arrays. The power and ground lines are parallel and positioned in an adjacent alternating pattern such that a power line is positioned adjacent a ground line, which is positioned adjacent another power line and so on. Signal lines carrying signals to and from the circuitry are also formed directly above memory cell arrays.Type: GrantFiled: June 30, 1997Date of Patent: January 11, 2000Assignee: Samsung Electronics Co., Ltd.Inventors: Sang Ki Hwang, Tae Sung Jung, Kyu Hyun Choi