Patents by Inventor Liang Yu
Liang Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12287198Abstract: A heterodyne laser interferometer and a measurement method based on an integrated dual polarization beam-splitting assembly is provided. Technical points: The first polarization beam splitter and the second polarization beam splitter of the integrated dual polarization beam-splitting assembly are arranged in parallel. The first polarization beam splitter is attached with a first polarizer, a third polarizer, and a first quarter-wave plate; The second polarization beam splitter is attached with a second polarizer, a fourth polarizer, and a second quarter-wave plate; The output optical path of the first quarter-wave plate and the second quarter-wave plate is equipped with target mirrors, while the output optical path of the third quarter-wave plate and the fourth quarter-wave plate is equipped with photodetectors. The assembly and adjustment of the present invention is more flexible and reduce the processing difficulty and processing error.Type: GrantFiled: March 4, 2024Date of Patent: April 29, 2025Assignee: HARBIN INSTITUTE OF TECHNOLOGYInventors: Haijin Fu, Xiaobo Su, Liang Yu, Pengcheng Hu, Xizheng Liu, Xin Yang
-
Patent number: 12282669Abstract: A memory device includes a memory array and control logic, operatively coupled with the memory array. The control logic allocates power to one or more prioritized processing threads, of a plurality of processing threads that access the memory array, based on a value of a priority ring counter. The control logic starts a timer in response to detecting allocation of the power to a non-prioritized processing thread of the plurality of processing threads. While the timer is running, the control logic increments the priority ring counter before each power management cycle and prioritizes allocation of the power to the one or more prioritized processing threads located within a subset of the plurality of processing threads corresponding to a value of the priority ring counter.Type: GrantFiled: March 29, 2024Date of Patent: April 22, 2025Assignee: Micron Technology, Inc.Inventors: Luca Nubile, Walter Di Francesco, Fumin Gu, Ali Mohammadzadeh, Biagio Iorio, Liang Yu
-
Patent number: 12277349Abstract: A method includes selecting a particular ready/busy pin (R/B #) among a plurality of R/B # pins that are associated with respective memory dice among a plurality of memory dice of a memory device. The method further includes receiving, by at least one memory dice among the plurality of memory dice, signaling indicative of performance of a memory access while the particular R/B # pin is set to low, and, initiating an internal clocking signal subsequent to receipt of the signaling indicative of performance of the memory access, wherein the internal clocking signal is associated with timing of operations performed by the plurality of memory dice.Type: GrantFiled: March 29, 2024Date of Patent: April 15, 2025Assignee: Micron Technology, Inc.Inventors: Liang Yu, Luigi Pilolli, Biagio Iorio
-
Publication number: 20250115617Abstract: The disclosure provides a method of preparing chiral metacyclophanes. The method involves palladium-catalyzed cross-coupling of a meta-substituted aryl group with base and a chiral ligand. The disclosure also provides metacyclophane compounds, which include diaryl and monoaryl macrocycles.Type: ApplicationFiled: September 20, 2024Publication date: April 10, 2025Inventors: Junqi Li, Shengkai Wei, Liang-Yu Chen
-
Publication number: 20250117162Abstract: Methods, systems, and devices for techniques for staggering data burst events across channels are described. A memory system may offset data transfer events over multiple channels with a timing delay between data transfers over respective channels. For example, the memory system may initiate a first data transfer over a first channel at a first time and implement a timing delay before a second data transfer over a second channel at a second time such that the second time occurs after the first time. In some cases, the memory system may initiate one data transfer over each respective channel at a time, and in some cases, the memory system may initiate two or more data transfers over respective channels at a same time. In some cases, each channel may be associated with a respective timing delay.Type: ApplicationFiled: July 12, 2024Publication date: April 10, 2025Inventors: Liang Yu, Jonathan S. Parry
-
Patent number: 12254186Abstract: A memory device includes sets of memory dies. Each set of memory dies includes a memory dies associated with a respective channel of a plurality of channels, and each channel of the plurality of channels has a respective ready busy (RB) signal. The memory device further includes an input/output (I/O) expander to perform operations including receiving at least one command to perform clock synchronization associated with a clock signal with respect to the plurality of sets of memory dies, and in response to receiving the command, causing circuitry of the I/O expander to be configured to create an RB signal short with respect to a particular combination of channels. The clock synchronization is associated with peak power management (PPM) initialization.Type: GrantFiled: November 16, 2022Date of Patent: March 18, 2025Assignee: Micron Technology, Inc.Inventor: Liang Yu
-
Publication number: 20250089311Abstract: In some embodiments, the present disclosure relates to an integrated device, including a substrate comprising a channel region; a gate structure disposed on the substrate over the channel region; a first doped region of a first doping type on a first side of the gate structure; a second doped region of the first doping type on a second side of the gate structure; a shallow trench isolation (STI) structure disposed on an opposite side of the first doped region from the gate structure and having a bottom surface at a first depth beneath a top surface of the substrate; a shallow-shallow trench isolation (SSTI) structure extending from the second doped region to the gate structure, the SSTI structure having a bottom surface at a second depth beneath the top surface of the substrate, where the second depth is less than the first depth.Type: ApplicationFiled: September 8, 2023Publication date: March 13, 2025Inventors: Hung-Chih Tsai, Liang-Yu Su, Ruey-Hsin Liu, Hsueh-Liang Chou, Ming-Ta Lei
-
Patent number: 12247824Abstract: A heterodyne interferometer and a measurement method based on multi-target opposite displacement measurement are provided, technical points including: An output path of the laser source is sequentially arranged with a first beam splitter and a second beam splitter arranged in parallel on left and right sides, and both of which are polarization beam splitters; a first reflector is arranged above the first beam splitter, a third reflector is arranged on a right side of the second beam splitter, a second plane reflector is arranged in front of the second beam splitter, and a first plane reflector is arranged behind the second beam splitter; the first plane reflector and the second plane reflector jointly constitute a second reflector group; a left side of the first beam splitter is provided with a first photodetector and a second photodetector. The present invention realizes the measurement of relative displacement between opposing objects.Type: GrantFiled: March 4, 2024Date of Patent: March 11, 2025Assignee: HARBIN INSTITUTE OF TECHNOLOGYInventors: Haijin Fu, Xiaobo Su, Liang Yu, Pengcheng Hu, Zhaochen Pan, Zhiwei Wang
-
Publication number: 20250078484Abstract: Implementations relate to generating and using multimodal embeddings. In various implementations, first modality data may be obtained and encoded into first modality embedding(s) using a trained first modality encoder that is stored in memory of edge-based client device(s). Second modality data may be obtained and encoded into second modality embedding(s) using a trained second modality encoder that is also stored in the memory of the edge-based client device(s). The first and second modality embeddings may be processed using an edge-based multimodal LLM that is also stored locally in memory of the edge-based client device(s) to generate a multimodal contextual embedding, which may be provided to a remote server that hosts a central LLM, e.g., in conjunction with a natural language input provided by the user. Information generated using the central LLM, responsive to the natural language input, may be received from the remote server.Type: ApplicationFiled: September 5, 2023Publication date: March 6, 2025Inventors: Tuan Nguyen, Sergei Volnov, Yunfan Ye, Alexey Galata, William A. Truong, Tzu-Chan Chuang, Liang-yu Chen, Qiong Huang, Krunal Shah, Sai Aditya Chitturu, Sana Mithani
-
Publication number: 20250077826Abstract: A smart key device includes a battery, a power detection module, a power indication module, and a microcontroller, wherein the battery is electrically connected to the power detection module and the microcontroller, and the microcontroller is electrically connected to the power detection module and the power indication module. The power detection module is configured to be controlled by the first control signal to detect remaining power. The power indication module is configured to be controlled by a second control signal to indicate the remaining power. The microcontroller is configured to generate the first control signal and the second control signal, wherein the second control signal includes the remaining power.Type: ApplicationFiled: September 13, 2023Publication date: March 6, 2025Applicants: INVENTEC (PUDONG) TECHNOLOGY CORPORATION, INVENTEC CORPORATIONInventor: Ming Liang YU
-
Publication number: 20250078591Abstract: A smart key device includes a battery, a wireless charging module, a sound output component, a distance measuring module, and a control module, wherein the wireless charging module is electrically connected to the battery, and the control module is electrically connected to the wireless charging module, the sound output component and the distance measuring module. The wireless charging module receives power and provide power to the battery. The sound output component is enabled by a first enable signal to output a sound prompt. The distance measuring module is enabled by a second enable signal to perform distance measurement. The control module includes a Bluetooth transceiver and a microcontroller, wherein the microcontroller generates the second enable signal when the Bluetooth transceiver receives a pairing signal and generates the first enable signal when determining that the measured distance is less than a preset distance.Type: ApplicationFiled: September 15, 2023Publication date: March 6, 2025Applicants: INVENTEC (PUDONG) TECHNOLOGY CORPORATION, INVENTEC CORPORATIONInventor: Ming Liang YU
-
Patent number: 12242089Abstract: A color filter module is provided. The color filter module is arranged on a display panel. The color filter module includes a transparent substrate and a color resist layer. The transparent substrate includes multiple sub-pixel regions arranged in an array. The color resist layer is arranged on the transparent substrate. The color resist layer includes multiple color resist units. The color resist units are respectively arranged across at least two sub-pixel regions, and the color resist units form a staggered array on the transparent substrate.Type: GrantFiled: January 19, 2022Date of Patent: March 4, 2025Assignee: E Ink Holdings Inc.Inventors: Ian French, Po-Yuan Lo, Liang-Yu Lin
-
Patent number: 12235707Abstract: A technique to provide power management for multiple dice. The technique provides for determining for each respective die of the multiple dice, power consumption for operating each respective die; and generating a respective signal from each respective die that corresponds to the power consumption of each respective die. The technique further provides for converting each respective signal to a respective analog voltage to drive a common node; and utilizing a charge storage device coupled to the common node to accumulate the respective analog voltages from the dice, where the accumulated voltage indicates total power consumption of the dice.Type: GrantFiled: January 18, 2022Date of Patent: February 25, 2025Assignee: MICRON TECHNOLOGY, INC.Inventors: Jonathan S. Parry, Stephen L. Miller, Liang Yu
-
Publication number: 20250062778Abstract: A processor decompresses a compressed data vector into an original data vector. The processor includes an execution circuit, which receives a decompress instruction that includes two input operands and an output operand. The input operands indicate an address of the compressed data vector in a memory, and the output operand indicates the vector register for storing the original data vector after decompression. The execution circuit executes the decompress instruction to decompress the compressed data vector. When executing the decompress instruction, the execution circuit performs the following operations: read a mask value from the mask register, the mask value being a binary sequence indicating zero positions in the original data vector; generate a selection signal based on the mask value; and generate the original data vector by applying the selection signal to a selection switch that receives the compressed data vector as input.Type: ApplicationFiled: August 18, 2023Publication date: February 20, 2025Inventors: Chih-Chun Liu, Liang-Yu Chen, Yao Ting Wang
-
Publication number: 20250058297Abstract: The present invention provides a zirconium-based metal-organic framework material and a preparation method therefor and the use thereof, and an adsorption separation device and method. The zirconium-based metal-organic framework material has a chemical structural formula of [C18H6O16Zr3]n, and comprises zirconium and an organic ligand forming a coordination bond with zirconium, wherein the organic ligand is diphenylethyne-3,3?,5,5?-tetracarboxylic acid. The molecular structure of the zirconium-based metal-organic framework material of the present invention is a three-position network structure having a one-dimensional channel; and in the present invention, the size of the one-dimensional channel is accurately controlled by changing the aspect ratio of the organic ligand, such that the zirconium-based metal-organic framework material efficiently separates a hexane isomer by means of a kinetic effect.Type: ApplicationFiled: December 2, 2022Publication date: February 20, 2025Inventors: Qihan GONG, Hao WANG, An MA, Jiayu DING, Shang ZHANG, Liang YU, Guangjuan GUO, Yawen BO, Hongyue YU, Kebin CHI
-
Publication number: 20250053039Abstract: An E-paper display panel including an E-paper display layer, a first substrate, a pixel array layer, a common electrode layer, and a driving circuit is provided. The first substrate is disposed at a first side of the E-paper display layer. The pixel array substrate is disposed between the first substrate and the E-paper display layer and includes touch electrodes and driving pixels arranged in an array. Each driving pixel includes a first pixel electrode and a second pixel electrode. The touch electrodes, the first pixel electrode, and the second pixel electrode are overlapped with each other. The common electrode layer is disposed at a second side of the E-paper display layer. The first side is opposite to the second side. The driving circuit is in signal communication with the common electrode layer and the pixel array layer. The touch electrodes are individually in signal communication with the driving circuit.Type: ApplicationFiled: July 11, 2024Publication date: February 13, 2025Applicant: E Ink Holdings Inc.Inventors: Chia-Ming Hsieh, Chi-Mao Hung, Sung-Hui Huang, Chuen-Jen Liu, Liang-Yu Yan, Pei Ju Wu, Po-Chun Chuang, Che-Sheng Chang, Wen-Chung Yang
-
Publication number: 20250043530Abstract: The invention discloses an enhanced anti-seismic structure suitable for urban underground comprehensive pipe galleries. Comprising a polygonal frame with an outer frame and an inner frame arranged inside it. Vertex of the inner frame is connected to the bending position inside the outer frame via a support rod. Outer frame has installation grooves for pipe installation, corresponding one-to-one with its sides. The outer frame, located outside the installation groove, can be disassembled to install a limit frame. A limit mechanism for fixing the pipe is installed on the limit frame. The outer frame, positioned outside the installation slot, can be disassembled to install a limit frame. Screwing in a screw drives a lifting block to compress a spring, causing a top block to press against the pipe surface and secure it. The polygonal frame allows for multiple pipes to be installed simultaneously, enhancing overall stability through the support rod connections.Type: ApplicationFiled: July 1, 2022Publication date: February 6, 2025Inventors: Xiuling CAO, Muci YUE, Liang YU, Xiaohong QU, Junfeng WANG, Congxu YANG, Anguelov K. A., CASAGLI N., Xinzhi LIU, Zihan FENG, Shuo HAN
-
Publication number: 20250005293Abstract: Implementations relate to leveraging large language model(s) (LLMs) and vision language model(s) (VLMs) to facilitate human-to-computer dialogs. In various implementations, one or more digital images may be processed using one or more VLMs to generate VLM output indicative of a state of an environment. An LLM prompt may be assembled based on the VLM output and a natural language input. The LLM prompt may be processed using one or more LLMs to generate content that is responsive to the natural language input. The content that is responsive to the natural language input may subsequently be rendered at one or more output devices.Type: ApplicationFiled: June 30, 2023Publication date: January 2, 2025Inventors: Tuan Nguyen, Sergei Volnov, William A. Truong, Yunfan Ye, Sana Mithani, Neel Joshi, Alexey Galata, Tzu-Chan Chuang, Liang-yu Chen, Qiong Huang, Krunal Shah, Sai Aditya Chitturu
-
Publication number: 20250004061Abstract: A control method for impedance spectrum measurement of a battery is disclosed. The battery outputs a power via a DC-DC converter. The control method includes (i) sending a first signal, wherein the first signal indicates a conduction mode of the DC-DC converter to be set, and the conduction mode includes a discontinuous conduction mode or a critical conduction mode, (ii) receiving a current measurement value and a voltage measurement value at an output end of the battery, and (iii) calculating an impedance spectrum of the battery based on the received current measurement value and the received voltage measurement value. A control device and a system for impedance spectrum measurement of a battery, a computer-readable storage medium, a computer program product, a vehicle electronic control unit, and a vehicle is also disclosed.Type: ApplicationFiled: October 13, 2022Publication date: January 2, 2025Inventors: Guozhen Zhou, Peng Gao, Liang Yu, Xiaoyun Zang, Xudan Liu, Junbing Tao
-
Publication number: 20240395904Abstract: A semiconductor device includes a source region, a drain region, a gate structure, a first gate spacer, and a second gate spacer. The source region and the drain region are in a substrate. The gate structure is laterally between the source region and the drain region. The first gate spacer is on a first sidewall of the gate structure. The second gate spacer is on a second sidewall of the gate structure. The first gate spacer has more layers than the second gate spacer.Type: ApplicationFiled: July 30, 2024Publication date: November 28, 2024Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC CHINA COMPANY LIMITEDInventors: Feng HAN, Lei SHI, Hung-Chih TSAI, Liang-Yu SU, Hang FAN