Patents by Inventor Lixin Zhang
Lixin Zhang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8595443Abstract: A method of data processing in a processor includes maintaining a usage history indicating demand usage of prefetched data retrieved into cache memory. An amount of data to prefetch by a data prefetch request is selected based upon the usage history. The data prefetch request is transmitted to a memory hierarchy to prefetch the selected amount of data into cache memory.Type: GrantFiled: February 1, 2008Date of Patent: November 26, 2013Assignee: International Business Machines CorporationInventors: Ravi K. Arimilli, Gheorghe C. Cascaval, Balaram Sinharoy, William E. Speight, Lixin Zhang
-
Patent number: 8589665Abstract: Mechanisms are provided for processing an instruction in a processor of a data processing system. The mechanisms operate to receive, in a processor of the data processing system, an instruction, the instruction including power/performance tradeoff information associated with the instruction. The mechanisms further operate to determine power/performance tradeoff priorities or criteria, specifying whether power conservation or performance is prioritized with regard to execution of the instruction, based on the power/performance tradeoff information. Moreover, the mechanisms process the instruction in accordance with the power/performance tradeoff priorities or criteria identified based on the power/performance tradeoff information of the instruction.Type: GrantFiled: May 27, 2010Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: John B. Carter, Jian Li, Karthick Rajamani, William E. Speight, Lixin Zhang
-
Patent number: 8563457Abstract: 3,4-isoprene-based polymer having high isotacticity can be produced by polymerizing an isoprene compound using a complex represented by the general formula (A) and a catalyst activator: wherein R1 and R2 independently represent an alkyl group, a cyclohexyl group, an aryl group or an aralkyl group; R3 represents an alkyl group, an alkenyl group, an alkynyl group, an aryl group, an aralkyl group, an aliphatic, aromatic or cyclic amino group, a phosphino group, a boryl group, an alkylthio or arylthio group, or an alkoxy or aryloxy group; M represents a rare earth element selected from Sc, Y, and La to Lu with promethium (Pm) excluded; Q1 and Q2 independently represent a monoanionic ligand; L represents a neutral Lewis base.Type: GrantFiled: October 4, 2010Date of Patent: October 22, 2013Assignee: RikenInventors: Zhaomin Hou, Lixin Zhang
-
Patent number: 8546376Abstract: The invention relates to a series of compounds with particular activity as inhibitors of the serine-threonine kinase AKT. Also provided are pharmaceutical compositions comprising same as well as methods for treating cancer.Type: GrantFiled: September 17, 2010Date of Patent: October 1, 2013Assignee: Almac Discovery LimitedInventors: Mark Peter Bell, Timothy Harrison, Sumita Bhattacharyya, James Samuel Shane Rountree, Frank Burkamp, Stephen Price, Calum MacLeod, Richard Leonard Elliott, Phillip Smith, Toby Jonathan Blench, Colin Roderick O'Dowd, Lixin Zhang, Graham Peter Trevitt, Hazel Joan Dyke
-
Patent number: 8543770Abstract: A mechanism is provided for assigning memory to on-chip cache coherence domains. The mechanism assigns caches within a processing unit to coherence domains. The mechanism then assigns chunks of memory to the coherence domains. The mechanism monitors applications running on cores within the processing unit to identify needs of the applications. The mechanism may then reassign memory chunks to the cache coherence domains based on the needs of the applications running in the coherence domains. When a memory controller receives the cache miss, the memory controller may look up the address in a lookup table that maps memory chunks to cache coherence domains. Snoop requests are sent to caches within the coherence domain. If a cache line is found in a cache within the coherence domain, the cache line is returned to the originating cache by the cache containing the cache line either directly or through the memory controller.Type: GrantFiled: May 26, 2010Date of Patent: September 24, 2013Assignee: International Business Machines CorporationInventors: William E. Speight, Lixin Zhang
-
Patent number: 8543769Abstract: A mechanism is provided in a virtual machine monitor for fine grained cache allocation in a shared cache. The mechanism partitions a cache tag into a most significant bit (MSB) portion and a least significant bit (LSB) portion. The MSB portion of the tags is shared among the cache lines in a set. The LSB portion of the tags is private, one per cache line. The mechanism allows software to set the MSB portion of tags in a cache to allocate sets of cache lines. The cache controller determines whether a cache line is locked based on the MSB portion of the tag.Type: GrantFiled: July 27, 2009Date of Patent: September 24, 2013Assignee: International Business Machines CorporationInventors: Ramakrishnan Rajamony, William E. Speight, Lixin Zhang
-
Patent number: 8540979Abstract: Provided are adenoviral vectors for generating an immune response to antigen. The vectors comprise a transcription unit encoding a secretable polypeptide, the polypeptide comprising a secretory signal sequence upstream of a tumor antigen upstream of CD40 ligand, which is missing all or substantially all of the transmembrane domain rendering CD40L secretable. Also provided are methods of generating an immune response against cells expressing a tumor antigen by administering an effective amount of the invention vector. Further provided are methods of generating an immune response against cancer expressing a tumor antigen in an individual by administering an effective amount of the invention vector. Still further provided are methods of generating immunity to infection by human papilloma virus (HPV) by administering an effective amount of the invention vector which enocodes the E6 or E7 protein of HPV. The immunity generated is long term.Type: GrantFiled: July 16, 2012Date of Patent: September 24, 2013Assignee: VAXum, LLCInventors: Albert B. Deisseroth, Lixin Zhang
-
Publication number: 20130241379Abstract: A computer case coated with activated carbon is provided to absorb the suspended particulates in the air for purifying the air in the case and at the same time purifying the air in the room. The computer case coated with activated carbon includes a case housing. Inside the case housing a coating of activated carbon is applied. The coating of activated carbon purifies the air and guarantees a clean use environment of computer with better performance and longer service life of hardware and is thus suitable for the application in computer cases.Type: ApplicationFiled: March 19, 2012Publication date: September 19, 2013Applicant: GUANDONG SOHOO TECHNOLOGY CO.,LTDInventor: Lixin ZHANG
-
Patent number: 8495307Abstract: Target memory hierarchy specification in a multi-core computer processing system is provided including a system for implementing prefetch instructions. The system includes a first core processor, a dedicated cache corresponding to the first core processor, and a second core processor. The second core processor includes instructions for executing a prefetch instruction that specifies a memory location and the dedicated local cache corresponding to the first core processor. Executing the prefetch instruction includes retrieving data from the memory location and storing the retrieved data on the dedicated local cache corresponding to the first core processor.Type: GrantFiled: May 11, 2010Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Tong Chen, Yaoqing Gao, Kevin K. O'Brien, Zehra N. Sura, Lixin Zhang
-
Patent number: 8490065Abstract: The present invention provides a computer implemented method, apparatus, and computer usable program code for compiling instructions to manage a cache system. Loop constructs are analyzed to identify data usage characteristics for cache and prefetching conditions in instructions to form identified prefetch conditions. A set of control instructions are inserted into the instructions based on the data usage characteristics and the identified prefetch conditions to form multiple modified instructions. The set of multiple modified instructions are compiled to generate code for execution to form compiled instructions. The set of control instructions in the compiled instructions form a cache management policy to control movement of data in a memory system during execution of the compiled instructions.Type: GrantFiled: October 13, 2005Date of Patent: July 16, 2013Assignee: International Business Machines CorporationInventors: Roch Archambault, Yaoqing Gao, Francis Patrick O'Connell, Robert Brett Tremaine, Michael Edward Wazlowski, Steven Wayne White, Lixin Zhang
-
Patent number: 8482064Abstract: A termination for silicon superjunction VDMOSFET comprises heavily doped N-type silicon substrate which also works as drain region; drain metal is disposed on the back surface of the heavily doped N-type silicon substrate; an N-type silicon epitaxial layer is disposed on the heavily doped N-type silicon substrate; P-type silicon columns and N-type silicon columns are formed in the N-type silicon epitaxial layer, alternately arranged; a continuous silicon oxide layer is disposed on a part of silicon surface in the termination; structures that block the drift of mobile ions (several discontinuous silicon oxide layers arranged at intervals) are disposed on the other part of silicon surface in the termination. The structures that block the drift of mobile ions disposed in the termination region are able to effectively prevent movement of the mobile ions and improve the capability of the power device against the contamination induced by the mobile ions.Type: GrantFiled: June 11, 2012Date of Patent: July 9, 2013Assignee: Suzhou Poweron IC Design Co., Ltd.Inventors: Yangbo Yi, Haisong Li, Qin Wang, Ping Tao, Lixin Zhang
-
Patent number: 8474539Abstract: The present disclosure provides an improved design for a pull tube sleeved stress joint and associated pull tube for managing stresses on a catenary riser for a floating offshore structure. The pull tube sleeve stress joint includes at least one sleeve surrounding a length of the pull tube with an annular gap between the sleeve and pull tube and a link ring therebetween. For embodiments having a plurality of sleeves, a first sleeve can be spaced by an annular first gap from the pull tube and coupled thereto with a first ring between the pull tube and the first sleeve, and a second sleeve can be spaced by an annular second gap from the first sleeve and coupled thereto with a second ring between the first sleeve and the second sleeve. Both pull tube and sleeves can be made with regular pipe segments welded together with regular girth welds.Type: GrantFiled: August 25, 2009Date of Patent: July 2, 2013Assignee: Technip FranceInventors: Michael Y. H. Luo, Bob Lixin Zhang, Shih-Hsiao Mark Chang
-
Patent number: 8458408Abstract: A technique for performing stream detection and prefetching within a cache memory simplifies stream detection and prefetching. A bit in a cache directory or cache entry indicates that a cache line has not been accessed since being prefetched and another bit indicates the direction of a stream associated with the cache line. A next cache line is prefetched when a previously prefetched cache line is accessed, so that the cache always attempts to prefetch one cache line ahead of accesses, in the direction of a detected stream. Stream detection is performed in response to load misses tracked in the load miss queue (LMQ). The LMQ stores an offset indicating a first miss at the offset within a cache line. A next miss to the line sets a direction bit based on the difference between the first and second offsets and causes prefetch of the next line for the stream.Type: GrantFiled: February 9, 2011Date of Patent: June 4, 2013Assignee: International Business Machines CorporationInventors: William E. Speight, Lixin Zhang
-
Publication number: 20130116243Abstract: The invention relates to a series of compounds with particular activity as inhibitors of the serine-threonine kinase AKT. Also provided are pharmaceutical compositions comprising same as well as methods for treating cancer.Type: ApplicationFiled: December 23, 2010Publication date: May 9, 2013Applicant: ALMAC DISCOVERY LIMITEDInventors: Lixin Zhang, Graham Peter Trevitt, Hugues Miel, Frank Burkamp, Timothy Harrison, Andrew John Wilkinson, Charles-Henry Fabritius
-
Publication number: 20130069155Abstract: A termination for silicon superjunction VDMOSFET comprises heavily doped N-type silicon substrate which also works as drain region; drain metal is disposed on the back surface of the heavily doped N-type silicon substrate; an N-type silicon epitaxial layer is disposed on the heavily doped N-type silicon substrate; P-type silicon columns and N-type silicon columns are formed in the N-type silicon epitaxial layer, alternately arranged; a continuous silicon oxide layer is disposed on a part of silicon surface in the termination; structures that block the drift of mobile ions (several discontinuous silicon oxide layers arranged at intervals) are disposed on the other part of silicon surface in the termination. The structures that block the drift of mobile ions disposed in the termination region are able to effectively prevent movement of the mobile ions and improve the capability of the power device against the contamination induced by the mobile ions.Type: ApplicationFiled: June 11, 2012Publication date: March 21, 2013Applicant: Suzhou Poweron IC Design Co., LtdInventors: Yangbo YI, Haisong LI, Qin WANG, Ping TAO, Lixin ZHANG
-
Patent number: 8386690Abstract: Mechanisms for providing an interconnect layer of a three-dimensional integrated circuit device having multiple independent and cooperative on-chip networks are provided. With regard to an apparatus implementing the interconnect layer, such an apparatus comprises a first integrated circuit layer comprising one or more first functional units and an interconnect layer coupled to the first integrated circuit layer. The first integrated circuit layer and interconnect layer are integrated with one another into a single three-dimensional integrated circuit. The interconnect layer comprises a plurality of independent on-chip communication networks that are independently operable and independently able to be powered on and off, each on-chip communication network comprising a plurality of point-to-point communication links coupled together by a plurality of connection points. The one or more first functional units are coupled to a first independent on-chip communication network of the interconnect layer.Type: GrantFiled: November 13, 2009Date of Patent: February 26, 2013Assignee: International Business Machines CorporationInventors: Jian Li, Steven P. VanderWiel, Lixin Zhang
-
Patent number: 8358503Abstract: A modular processing module is provided. The modular processing module comprises a set of processing module sides. Each processing module side comprises a circuit board, a plurality of connectors coupled to the circuit board, and a plurality of processing nodes coupled to the circuit board. Each processing module side in the set of processing module sides couples to another processing module side using at least one connector in the plurality of connectors such that, when all of the set of processing module sides are coupled together, the modular processing module is formed. The modular processing module comprises an exterior connection to a power source and a communication system.Type: GrantFiled: May 28, 2010Date of Patent: January 22, 2013Assignee: International Business Machines CorporationInventors: John B. Carter, Wael R. El-Essawy, Elmootazbellah N. Elnozahy, Wesley M. Felter, Madhusudan K. Iyengar, Thomas W. Keller, Jr., Karthick Rajamani, Juan C. Rubio, William E. Speight, Lixin Zhang
-
Patent number: 8346988Abstract: A technique for sharing a fabric to facilitate off-chip communication for on-chip units includes dynamically assigning a first unit that implements a first communication protocol to a first portion of the fabric when private fabrics are indicated for the on-chip units. The technique also includes dynamically assigning a second unit that implements a second communication protocol to a second portion of the fabric when the private fabrics are indicated for the on-chip units. In this case, the first and second units are integrated in a same chip and the first and second protocols are different. The technique further includes dynamically assigning, based on off-chip traffic requirements of the first and second units, the first unit or the second unit to the first and second portions of the fabric when the private fabrics are not indicated for the on-chip units.Type: GrantFiled: May 25, 2010Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventors: Jian Li, William E. Speight, Lixin Zhang
-
Patent number: 8341355Abstract: Mechanisms for accessing a set associative cache of a data processing system are provided. A set of cache lines, in the set associative cache, associated with an address of a request are identified. Based on a determined mode of operation for the set, the following may be performed: determining if a cache hit occurs in a preferred cache line without accessing other cache lines in the set of cache lines; retrieving data from the preferred cache line without accessing the other cache lines in the set of cache lines, if it is determined that there is a cache hit in the preferred cache line; and accessing each of the other cache lines in the set of cache lines to determine if there is a cache hit in any of these other cache lines only in response to there being a cache miss in the preferred cache line(s).Type: GrantFiled: May 25, 2010Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Jian Li, William E. Speight, Lixin Zhang
-
Publication number: 20120311265Abstract: A mechanism is provided in a cache for providing a read and write aware cache. The mechanism partitions a large cache into a read-often region and a write-often region. The mechanism considers read/write frequency in a non-uniform cache architecture replacement polity. A frequently written cache line is placed in one of the farther banks. A frequently read cache line is place in one of the closer banks. The size ration between read-often and write-often regions may be static or dynamic. The boundary between the read-often region and the write-often region may be distinct or fuzzy.Type: ApplicationFiled: August 13, 2012Publication date: December 6, 2012Applicant: International Business Machines CorporationInventors: Jian Li, Ramakrishnan Rajamony, William E. Speight, Lixin Zhang