Patents by Inventor Lubomyr T. Romankiw
Lubomyr T. Romankiw has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8427780Abstract: A magnetic head in one embodiment includes a bottom pole; a top pole positioned above a plane extending through the bottom pole and parallel to a plane of deposition of the bottom pole, wherein the top pole is at least partially offset from the bottom pole in a direction parallel to a plane of deposition of the top pole; a first write gap in the top pole; and a first coil for generating a magnetic flux across the first write gap. A method in one embodiment includes forming a bottom pole; forming a top pole above a plane extending through the bottom pole and parallel to a plane of deposition of the bottom pole, wherein the top pole is at least partially offset from the bottom pole in a direction parallel to a plane of deposition of the top pole, wherein at least one write gap is formed in the top pole; forming side poles for coupling the top and bottom poles; and forming a first coil for generating a magnetic flux across the first write gap.Type: GrantFiled: January 23, 2009Date of Patent: April 23, 2013Assignee: International Business Machines CorporationInventors: Robert Glenn Biskeborn, Lubomyr T. Romankiw, Steven Erik Steen, Bucknell Chapman Webb
-
Patent number: 8426241Abstract: Techniques for using electrodeposition to form absorber layers in diodes (e.g., solar cells) are provided. In one aspect, a method for fabricating a diode is provided. The method includes the following steps. A substrate is provided. A backside electrode is formed on the substrate. One or more layers are electrodeposited on the backside electrode, wherein at least one of the layers comprises copper, at least one of the layers comprises zinc and at least one of the layers comprises tin. The layers are annealed in an environment containing a sulfur source to form a p-type CZTS absorber layer on the backside electrode. An n-type semiconductor layer is formed on the CZTS absorber layer. A transparent conductive layer is formed on the n-type semiconductor layer. A diode is also provided.Type: GrantFiled: September 9, 2010Date of Patent: April 23, 2013Assignee: International Business Machines CorporationInventors: Shafaat Ahmed, Hariklia Deligianni, Lubomyr T. Romankiw, Kejia Wang
-
Publication number: 20130074915Abstract: A method of fabricating a flexible photovoltaic film cell with an iron diffusion barrier layer. The method includes: providing a foil substrate including iron; forming an iron diffusion barrier layer on the foil substrate, where the iron diffusion barrier layer prevents the iron from diffusing; forming an electrode layer on the iron diffusion barrier layer; and forming at least one light absorber layer on the electrode layer. A flexible photovoltaic film cell is also provided, which cell includes: a foil substrate including iron; an iron diffusion barrier layer formed on the foil substrate to prevent the iron from diffusing; an electrode layer formed on the iron diffusion barrier layer; and at least one light absorber layer formed on the electrode layer.Type: ApplicationFiled: September 26, 2011Publication date: March 28, 2013Applicant: International Business Machines CorporationInventors: Hariklia Deligianni, Lian Guo, Marinus Johannes Petrus Hopstaken, Maurice Mason, Lubomyr T. Romankiw
-
Publication number: 20130008798Abstract: Photovoltaic devices and methods for preparing a p-type semiconductor generally include electroplating a layer of gallium or a gallium alloy onto a conductive layer by contacting the conductive layer with a plating bath free of complexing agents including a gallium salt, methane sulfonic acid or sodium sulfate and an organic additive comprising at least one nitrogen atom and/or at least one sulfur atom, and a solvent; adjusting a pH of the solution to be less than 2.6 or greater than 12.6. The photovoltaic device includes an impurity in the p-type semiconductor layer selected from the group consisting of arsenic, antimony, bismuth, and mixtures thereof. Various photovoltaic precursor layers for forming CIS, CGS and CIGS p-type semiconductor structures can be formed by electroplating the gallium or gallium alloys in this manner. Also disclosed are processes for forming a thermal interface of gallium or a gallium alloy.Type: ApplicationFiled: September 5, 2012Publication date: January 10, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Shafaat Ahmed, Hariklia Deligianni, Qiang Huang, Kathleen B. Reuter, Lubomyr T. Romankiw, Raman Vaidyanathan
-
Patent number: 8247905Abstract: The present invention is related to a method for forming vertical conductive structures by electroplating. Specifically, a template structure is first formed, which includes a substrate, a discrete metal contact pad located on the substrate surface, an inter-level dielectric (ILD) layer over both the discrete metal contact pad and the substrate, and a metal via structure extending through the ILD layer onto the discrete metal contact pad. Next, a vertical via is formed in the template structure, which extends through the ILD layer onto the discrete metal contact pad. A vertical conductive structure is then formed in the vertical via by electroplating, which is conducted by applying an electroplating current to the discrete metal contact pad through the metal via structure. Preferably, the template structure comprises multiple discrete metal contact pads, multiple metal via structures, and multiple vertical vias for formation of multiple vertical conductive structures.Type: GrantFiled: August 10, 2009Date of Patent: August 21, 2012Assignee: International Business Machines CorporationInventors: Hariklia Deligianni, Qiang Huang, John P. Hummel, Lubomyr T. Romankiw, Mary B. Rothwell
-
Publication number: 20120160459Abstract: In one embodiment, the invention is a method and apparatus for chip cooling. One embodiment of an apparatus for cooling a heat-generating device includes an inlet for receiving a fluid, a manifold comprising a plurality of apertures formed therein for decreasing the pressure of the fluid from a first pressure by adiabatic expansion for impinging the fluid on the heat-generating device once the pressure of the fluid is decreased from the first pressure.Type: ApplicationFiled: March 7, 2012Publication date: June 28, 2012Applicant: International Business Machines CorporationInventors: MATTEO FLOTTA, Yves C. Martin, Lubomyr T. Romankiw, Theodore G. Van Kessel
-
Publication number: 20120061790Abstract: Techniques for using electrodeposition to form absorber layers in diodes (e.g., solar cells) are provided. In one aspect, a method for fabricating a diode is provided. The method includes the following steps. A substrate is provided. A backside electrode is formed on the substrate. One or more layers are electrodeposited on the backside electrode, wherein at least one of the layers comprises copper, at least one of the layers comprises zinc and at least one of the layers comprises tin. The layers are annealed in an environment containing a sulfur source to form a p-type CZTS absorber layer on the backside electrode. An n-type semiconductor layer is formed on the CZTS absorber layer. A transparent conductive layer is formed on the n-type semiconductor layer. A diode is also provided.Type: ApplicationFiled: September 9, 2010Publication date: March 15, 2012Applicant: International Business Machines CorporationInventors: Shafaat Ahmed, Hariklia Deligianni, Lubomyr T. Romankiw, Kejia Wang
-
Publication number: 20120055612Abstract: Photovoltaic devices and methods for preparing a p-type semiconductor layer for the photovoltaic devices generally include electroplating a layer of gallium or a gallium alloy onto a conductive layer by contacting the conductive layer with a plating bath free of complexing agents including a gallium salt, methane sulfonic acid or sodium sulfate and an organic additive comprising at least one nitrogen atom and/or at least one sulfur atom, and a solvent; adjusting a pH of the solution to be less than 2.6 or greater than 12.6. The photovoltaic device includes an impurity in the p-type semiconductor layer selected from the group consisting of arsenic, antimony, bismuth, and mixtures thereof. Various photovoltaic precursor layers for forming CIS, CGS and CIGS p-type semiconductor structures can be formed by electroplating the gallium or gallium alloys in this manner. Also disclosed are processes for forming a thermal interface of gallium or a gallium alloy with the electroplating process.Type: ApplicationFiled: September 2, 2010Publication date: March 8, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Shafaat Ahmed, Hariklia Deligianni, Qiang Huang, Kathleen B. Reuter, Lubomyr T. Romankiw, Raman Vaidyanathan
-
Patent number: 8115191Abstract: A nanostructure comprising germanium, including wires of less than 1 micron in diameter and walls of less than 1 micron in width, in contact with the substrate and extending outward from the substrate is provided along with a method of preparation.Type: GrantFiled: August 14, 2009Date of Patent: February 14, 2012Assignee: International Business Machines CorporationInventors: Guy Cohen, Hariklia Deligianni, Qiang Huang, Lubomyr T. Romankiw
-
Publication number: 20110272287Abstract: A method of patterning magnetic devices and sensors by double etching, which includes forming a layer of dielectric on a substrate; depositing a thin adhesion layer and a thin seed layer; applying a thin resist frame to pattern a structure; cleaning the metal surface to prepare for plating; electroplating to fill up the structure and the uncovered field area, which uses a paddle cell with a permanent magnet providing magnetic field to induce magnetic orientation; stripping the resist frame; etching the seed layer/adhesion layer exposed below the resist frame down to the dielectric surface; etching the rest of magnetic materials and the seed layer using electrolytic etching in the field; etching the adhesion layer in the field, and repeating the steps for building structures with multiple levels.Type: ApplicationFiled: May 7, 2010Publication date: November 10, 2011Applicant: International Business Machines CorporationInventors: Elizabeth A. Duch, Ronald Goldblatt, David L. Rath, Lubomyr T. Romankiw, Xiaoyan Shao, Steven E. Steen, James Vichiconti
-
Patent number: 8037926Abstract: In one embodiment, the invention is a method and apparatus for chip cooling. One embodiment of a system for cooling a heat-generating device, such as a semiconductor chip, includes a vaporization chamber for at least partially vaporizing a stream of liquid in a stream of a gas to produce a mixture of gas, vapor and liquid and a heat sink coupled to the vaporization chamber for transferring heat from the heat-generating device to the mixture.Type: GrantFiled: June 21, 2007Date of Patent: October 18, 2011Assignee: International Business Machines CorporationInventors: Yves C. Martin, Lubomyr T. Romankiw, Theodore G. Van Kessel
-
Patent number: 7944006Abstract: Stabilized metal gate electrode for complementary metal-oxide-semiconductor (“CMOS”) applications and methods of making the stabilized metal gate electrodes are disclosed. Specifically, the metal gate electrodes are stabilized by alloying wherein the alloy comprises a metal selected from the group consisting of Re, Ru, Pt, Rh, Ni, Al and combinations thereof and an element selected from the group consisting of W, V, Ti, Ta and combinations thereof.Type: GrantFiled: January 15, 2008Date of Patent: May 17, 2011Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Hariklia Deligianni, Rajarao Jammy, Vamsi Krishna Paruchuri, Lubomyr T. Romankiw
-
Publication number: 20110108803Abstract: A Vertical Field Effect Transistor (VFET) formed on a substrate, with a conductive bottom electrode formed thereon. A bottom dielectric spacer layer and a gate dielectric layer surrounded by a gate electrode are formed thereabove. Thereabove is an upper spacer layer. A pore extends therethrough between the electrodes. A columnar Vertical Semiconductor Nanowire (VSN) fills the pore and between the top and bottom electrodes. An FET channel is formed in a central region of the VSN between doped source and drain regions at opposite ends of the VSN. The gate dielectric structure, that is formed on an exterior surface of the VSN above the bottom dielectric spacer layer, separates the VSN from the gate electrode.Type: ApplicationFiled: January 5, 2011Publication date: May 12, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hariklia Deligianni, Qiang Huang, Lubomyr T. Romankiw
-
Publication number: 20110108115Abstract: Methods for forming photovoltaic devices, methods for forming semiconductor compounds, photovoltaic device and chemical solutions are presented. For example, a method for forming a photovoltaic device comprising a semiconductor layer includes forming the semiconductor layer by electrodeposition from an electrolyte solution. The electrolyte solution includes copper, indium, gallium, selenous acid (H2SeO3) and water.Type: ApplicationFiled: November 11, 2009Publication date: May 12, 2011Applicant: International Business Machines CorporationInventors: Hariklia Deligianni, Lubomyr T. Romankiw, Raman Vaidyanathan
-
Patent number: 7892956Abstract: A vertical Field Effect Transistor (FET) comprising a vertical semiconductor nanowire is formed by the following steps. Create a columnar pore in a bottom dielectric layer formed on a bottom electrode. Fill the columnar pore by plating a vertical semiconductor nanowire having a bottom end contacting the bottom electrode. Form a doped source region and a doped drain region in the vertical semiconductor nanowire thereby forming an FET device with a FET channel region between the source region and a drain region, which are formed in distal ends of the vertical semiconductor nanowire. Form a gate dielectric layer around the channel region of the vertical semiconductor nanowire. Then form a gate electrode around the gate dielectric layer. Form a top electrode contacting a top end of the vertical semiconductor nanowire.Type: GrantFiled: September 24, 2007Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventors: Hariklia Deligianni, Qiang Huang, Lubomyr T. Romankiw
-
Publication number: 20110012085Abstract: A vertical Field Effect Transistor (FET) comprising a vertical semiconductor nanowire is formed by the following steps. Create a columnar pore in a bottom dielectric layer formed on a bottom electrode. Fill the columnar pore by plating a vertical semiconductor nanowire having a bottom end contacting the bottom electrode. The semiconductor nanowire forms an FET device with a FET channel region between a source region and a drain region formed in distal ends of the vertical semiconductor nanowire. Form a gate dielectric layer around the channel region of the vertical semiconductor nanowire and then form a gate electrode around the gate dielectric layer. Form a top electrode contacting a top end of the vertical semiconductor nanowire.Type: ApplicationFiled: September 24, 2007Publication date: January 20, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hariklia Deligianni, Qiang Huang, Lubomyr T. Romankiw
-
Patent number: 7785982Abstract: Methods for electrodepositing germanium on various semiconductor substrates such as Si, Ge, SiGe, and GaAs are provided. The electrodeposited germanium can be formed as a blanket or patterned film, and may be crystallized by solid phase epitaxy to the orientation of the underlying semiconductor substrate by subsequent annealing. These plated germanium layers may be used as the channel regions of high-mobility channel field effect transistors (FETs) in complementary metal oxide semiconductor (CMOS) circuits.Type: GrantFiled: January 5, 2007Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Hariklia Deligianni, Qiang Huang, Lubomyr T. Romankiw, Devendra K. Sadana, Katherine L. Saenger
-
Publication number: 20100188774Abstract: A magnetic head in one embodiment includes a bottom pole; a top pole positioned above a plane extending through the bottom pole and parallel to a plane of deposition of the bottom pole, wherein the top pole is at least partially offset from the bottom pole in a direction parallel to a plane of deposition of the top pole; a first write gap in the top pole; and a first coil for generating a magnetic flux across the first write gap. A method in one embodiment includes forming a bottom pole; forming a top pole above a plane extending through the bottom pole and parallel to a plane of deposition of the bottom pole, wherein the top pole is at least partially offset from the bottom pole in a direction parallel to a plane of deposition of the top pole, wherein at least one write gap is formed in the top pole; forming side poles for coupling the top and bottom poles; and forming a first coil for generating a magnetic flux across the first write gap.Type: ApplicationFiled: January 23, 2009Publication date: July 29, 2010Inventors: Robert Glenn Biskeborn, Lubomyr T. Romankiw, Steven Erik Steen, Bucknell Chapman Webb
-
Patent number: 7736753Abstract: The present invention is related to a method for forming a structure that contains alternating first and second ferromagnetic layers of different material compositions. A substrate containing a supporting matrix with at least one open pore and a conductive base layer is first formed. Electroplating of the substrate is then carried out in an electroplating solution that contains at least one ferromagnetic metal element and one or more additional, different metal elements. A pulsed current with alternating high and low potentials is applied to the conductive base layer of the substrate structure to thereby form alternating ferromagnetic layers of different material compositions in the open pore of the supporting matrix.Type: GrantFiled: January 5, 2007Date of Patent: June 15, 2010Assignee: International Business Machines CorporationInventors: Hariklia Deligianni, Qiang Huang, Lubomyr T. Romankiw
-
Patent number: 7659200Abstract: A nanostructure comprising germanium, including wires of less than 1 micron in diameter and walls of less than 1 micron in width, in contact with the substrate and extending outward from the substrate is provided along with a method of preparation.Type: GrantFiled: January 5, 2007Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Guy Cohen, Qiang Huang, Lubomyr T. Romankiw, Hariklia Deligianni