Patents by Inventor Lurng-Shehng Lee
Lurng-Shehng Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090026518Abstract: A structure of a DRAM cylindrical capacitor includes a substrate, a dielectric layer, an amorphous silicon spacer, a polysilicon plug, a HSG layer, a conductive layer and a capacitor dielectric layer. The dielectric layer is disposed on the substrate and includes an opening. The amorphous silicon spacer is disposed on the sidewall of the opening, wherein the polysilicon plug is exposed by the opening. The polysilicon plug includes a notch, and the internal surface of the notch is at the same plane as the internal surface of the amorphous silicon spacer. The HSG layer is disposed on the surface of the amorphous silicon spacer. Furthermore, the conductive layer is disposed on the HSG layer and the capacitor dielectric layer is disposed between the HSG layer and the conductive layer.Type: ApplicationFiled: October 8, 2008Publication date: January 29, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Heng-Yuan Lee, Chieh-Shuo Liang, Lurng-Shehng Lee
-
Patent number: 7456065Abstract: A method of manufacturing dynamic random access memory (DRAM) cylindrical capacitor is provided. A substrate having a polysilicon plug formed therein is provided. A dielectric layer having an opening is disposed on the substrate, wherein the opening exposes the polysilicon plug. Thereafter, an amorphous silicon spacer is formed on the sidewall of the opening to expose a portion of the polysilicon plug. Next, a top portion of the exposed polysilicon plug is removed and a seeding method is used to grow a hemispherical silicon grain (HSG) layer on a surface of the amorphous silicon spacer. A capacitor dielectric layer is formed on the surface of the HSG layer and a conductive layer is then formed on the capacitor dielectric layer. As no HSG is formed on the polysilicon plug, and therefore the contact area of the capacitor is not decreased.Type: GrantFiled: May 9, 2006Date of Patent: November 25, 2008Assignee: Industrial Technology Research InstituteInventors: Heng-Yuan Lee, Chieh-Shuo Liang, Lurng-Shehng Lee
-
Publication number: 20080268593Abstract: A method for forming a capacitor comprises providing a substrate. A bottom electrode material layer is formed on the substrate. A first mask layer is formed on the bottom electrode material layer. A second mask layer is formed on the first mask layer. The second mask layer is patterned to form a patterned second mask layer in a predetermined region for formation of a capacitor. A plurality of hemispherical grain structures are formed on a sidewall of the patterned second mask layer. The first mask layer is etched by using the hemispherical grain structures and the patterned second mask layer as a mask, thereby forming a patterned first mask layer having a pattern. The pattern of the first mask layer is transferred to the bottom electrode material layer. And, a capacitor dielectric layer and a top electrode layer are formed on the bottom electrode material layer to form the capacitor.Type: ApplicationFiled: July 3, 2008Publication date: October 30, 2008Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Hengyuan Lee, Lurng-Shehng Lee, Ching Chiun Wang, Pei-Jer Tzeng
-
Patent number: 7408170Abstract: An ultraviolet detector (UV-detector) including a substrate, a first electrode, and a second electrode is provided. The UV-detector substrate comprises an active region for absorbing ultraviolet light and generating charges. The first electrode is electrically connected to the active region and has a plurality of first tips. Additionally, the second electrode is electrically connected to the active region and has a plurality of second tips. The second electrode is electrically insulated from the first electrode. The first and second tips facilitate the conduction of the charge generated by the photoelectric effect, and the sensitivity of the UV-detector is thus enhanced.Type: GrantFiled: March 20, 2006Date of Patent: August 5, 2008Assignee: Industrial Technology Research InstituteInventors: Cha-Hsin Lin, Lurng-Shehng Lee
-
Patent number: 7405166Abstract: A method of manufacturing a charge storage device is provided. Utilizing the capacity for a precise control of the thickness and the silicon content of a deposited film in an atomic layer deposition process, a stacked gradual material layer such as a hafnium silicon oxide (HfxSiyOz) layer is formed. The silicon content is gradually changed throughout the duration of the HfxSiyOz deposition process. The etching rate for the HfxSiyOz layer in dilute hydrogen fluoride solution is dependent on the silicon content y in the HfxSiyOz layer. The sidewalls of the stacked gradual material layer are etched to form an uneven profile. The lower electrode, the capacitor dielectric layer and the upper electrode are formed on the uneven sidewalls of the stacked gradual material layers, the area between the lower electrode and the upper electrode is increased to improve the capacitance of the charge storage device.Type: GrantFiled: April 19, 2006Date of Patent: July 29, 2008Assignee: Industrial Technology Research InstituteInventors: Chieh-Shuo Liang, Pei-Jer Tzeng, Heng-Yuan Lee, Lurng-Shehng Lee
-
Patent number: 7405122Abstract: A method for forming a capacitor comprises providing a substrate. A bottom electrode material layer is formed on the substrate. A first mask layer is formed on the bottom electrode material layer. A second mask layer is formed on the first mask layer. The second mask layer is patterned to form a patterned second mask layer in a predetermined region for formation of a capacitor. A plurality of hemispherical grain structures are formed on a sidewall of the patterned second mask layer. The first mask layer is etched by using the hemispherical grain structures and the patterned second mask layer as a mask, thereby forming a patterned first mask layer having a pattern. The pattern of the first mask layer is transferred to the bottom electrode material layer. And, a capacitor dielectric layer and a top electrode layer are formed on the bottom electrode material layer to form the capacitor.Type: GrantFiled: July 11, 2006Date of Patent: July 29, 2008Assignee: Industrial Technology Research InstituteInventors: Hengyuan Lee, Lurng-Shehng Lee, Ching Chiun Wang, Pei-Jer Tzeng
-
Publication number: 20080121968Abstract: A sensing memory device disposed on a substrate is provided, which includes a first conductive layer, a second conductive layer and a charge trapping layer. The second conductive layer covers the first conductive layer. The charge trapping layer is disposed between the first conductive layer and the second conductive layer.Type: ApplicationFiled: September 15, 2006Publication date: May 29, 2008Inventors: Cha-Hsin Lin, Lurng-Shehng Lee
-
Publication number: 20080094776Abstract: A cylindrical capacitor comprising at least a substrate, a cylindrical bottom electrode, a structure layer, a top electrode and a capacitor dielectric layer is provided. The substrate has several plugs. The cylindrical bottom electrodes are disposed on the substrate and electrically connected to the respective plugs. The structure layer surrounds the periphery of each cylindrical bottom electrode. The structure layers that surround the two opposing cylindrical bottom electrodes have no mutual contact while the structure layers that surround two neighboring cylindrical bottom electrodes contact each other. Furthermore, the top electrodes cover the respective cylindrical bottom electrodes and the capacitor dielectric layer is disposed between each top electrode and corresponding cylindrical bottom electrode. Due to the structure layers, the mechanical strength of the whole cylindrical capacitor is improved and the density of the capacitor can be increased.Type: ApplicationFiled: December 20, 2007Publication date: April 24, 2008Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Heng-Yuan Lee, Ching-Yuan Ho, Lurng-Shehng Lee, Chieh-Shuo Liang
-
Patent number: 7332393Abstract: A cylindrical capacitor comprising at least a substrate, a cylindrical bottom electrode, a structure layer, a top electrode and a capacitor dielectric layer is provided. The substrate has several plugs. The cylindrical bottom electrodes are disposed on the substrate and electrically connected to the respective plugs. The structure layer surrounds the periphery of each cylindrical bottom electrode. The structure layers that surround the two opposing cylindrical bottom electrodes have no mutual contact while the structure layers that surround two neighboring cylindrical bottom electrodes contact each other. Furthermore, the top electrodes cover the respective cylindrical bottom electrodes and the capacitor dielectric layer is disposed between each top electrode and corresponding cylindrical bottom electrode. Due to the structure layers, the mechanical strength of the whole cylindrical capacitor is improved and the density of the capacitor can be increased.Type: GrantFiled: April 21, 2006Date of Patent: February 19, 2008Assignee: Industrial Technology Research InstituteInventors: Heng-Yuan Lee, Ching-Yuan Ho, Lurng-Shehng Lee, Chieh-Shuo Liang
-
Publication number: 20080023782Abstract: A photo sensor and a fabrication method thereof are provided. A fluorescent substance is utilized to absorb light in a specific wavelength range and re-emit light detectable by a photo transducer element. An anti-reflective layer is formed on the photo transducer element to reduce refractive scattering of the re-emitting light from the fluorescent substance and focus the re-emitting light on the photo transducer element capable of converting optical signals into electronic signals, thereby measuring the intensity of incident light from circumstances.Type: ApplicationFiled: August 8, 2007Publication date: January 31, 2008Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Cha-Hsin LIN, Ching-Chiun WANG, Lurng-Shehng LEE
-
Publication number: 20080019168Abstract: A memory structure and data writing method thereof includes a power supply circuit and a bridge circuit. The bridge circuit is driven by the power supply circuit, and operate in a plurality of conduction modes. The memory structure only requires one set of power supply circuit and does not need to know the resistance of the bit line in advance, also the signal error is hardly occurred when the memory structure is switching between positive and negative.Type: ApplicationFiled: July 24, 2006Publication date: January 24, 2008Inventors: Cha-Hsin Lin, Ching-Chiun Wang, Lurng-Shehng Lee
-
Publication number: 20070243690Abstract: A method for forming a capacitor comprises providing a substrate. A bottom electrode material layer is formed on the substrate. A first mask layer is formed on the bottom electrode material layer. A second mask layer is formed on the first mask layer. The second mask layer is patterned to form a patterned second mask layer in a predetermined region for formation of a capacitor. A plurality of hemispherical grain structures are formed on a sidewall of the patterned second mask layer. The first mask layer is etched by using the hemispherical grain structures and the patterned second mask layer as a mask, thereby forming a patterned first mask layer having a pattern. The pattern of the first mask layer is transferred to the bottom electrode material layer. And, a capacitor dielectric layer and a top electrode layer are formed on the bottom electrode material layer to form the capacitor.Type: ApplicationFiled: July 11, 2006Publication date: October 18, 2007Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Hengyuan Lee, Lurng-Shehng Lee, Ching Chiun Wang, Pei-Jer Tzeng
-
Publication number: 20070170366Abstract: An ultraviolet detector (UV-detector) including a substrate, a first electrode, and a second electrode is provided. The UV-detector substrate comprises an active region for absorbing ultraviolet light and generating charges. The first electrode is electrically connected to the active region and has a plurality of first tips. Additionally, the second electrode is electrically connected to the active region and has a plurality of second tips. The second electrode is electrically insulated from the first electrode. The first and second tips facilitate the conduction of the charge generated by the photoelectric effect, and the sensitivity of the UV-detector is thus enhanced.Type: ApplicationFiled: March 20, 2006Publication date: July 26, 2007Inventors: Cha-Hsin Lin, Lurng-Shehng Lee
-
Publication number: 20070166917Abstract: A non-volatile memory device and fabricating method therefor are provided. The non-volatile memory device includes a substrate, a first insulating layer, a conductor layer, a second insulating layer, and charge storage units. Herein, the substrate, the first insulating layer, and the conductor layer are formed, respectively. Then, the second insulating layer is disposed on the sidewalls of the first insulating layer and the conductor layer, and multiple charge storage units are formed within the second insulating film. As such, the charge storage units separated from one another effectively to improve the phenomenon of crosstalk, and provide multi-bit storage capability. Furthermore, a multi-layer charge storage structure perpendicular to and parallel to the substrate is used to enlarge the charge storage capacity.Type: ApplicationFiled: September 12, 2006Publication date: July 19, 2007Applicant: Industrial Technology Research InstituteInventors: Pei-Je Tzeng, Cha-Hsin Lin, Lurng-Shehng Lee
-
Publication number: 20070161185Abstract: A method of manufacturing a charge storage device is provided. Utilizing the capacity for a precise control of the thickness and the silicon content of a deposited film in an atomic layer deposition process, a stacked gradual material layer such as a hafnium silicon oxide (HfxSiyOz) layer is formed. The silicon content is gradually changed throughout the duration of the HfxSiyOz deposition process. The etching rate for the HfxSiyOz layer in dilute hydrogen fluoride solution is dependent on the silicon content y in the HfxSiyOz layer. The sidewalls of the stacked gradual material layer are etched to form an uneven profile. The lower electrode, the capacitor dielectric layer and the upper electrode are formed on the uneven sidewalls of the stacked gradual material layers, the area between the lower electrode and the upper electrode is increased to improve the capacitance of the charge storage device.Type: ApplicationFiled: April 19, 2006Publication date: July 12, 2007Inventors: Chieh-Shuo Liang, Pei-Jer Tzeng, Heng-Yuan Lee, Lurng-Shehng Lee
-
Publication number: 20070161178Abstract: A cylindrical capacitor comprising at least a substrate, a cylindrical bottom electrode, a structure layer, a top electrode and a capacitor dielectric layer is provided. The substrate has several plugs. The cylindrical bottom electrodes are disposed on the substrate and electrically connected to the respective plugs. The structure layer surrounds the periphery of each cylindrical bottom electrode. The structure layers that surround the two opposing cylindrical bottom electrodes have no mutual contact while the structure layers that surround two neighboring cylindrical bottom electrodes contact each other. Furthermore, the top electrodes cover the respective cylindrical bottom electrodes and the capacitor dielectric layer is disposed between each top electrode and corresponding cylindrical bottom electrode. Due to the structure layers, the mechanical strength of the whole cylindrical capacitor is improved and the density of the capacitor can be increased.Type: ApplicationFiled: April 21, 2006Publication date: July 12, 2007Inventors: Heng-Yuan Lee, Ching-Yuan Ho, Lurng-Shehng Lee, Chieh-Shuo Liang
-
Publication number: 20070145525Abstract: A metal-insulator-insulator (MIM) capacitor structure is provided. The MIM capacitor includes a top electrode, a bottom electrode and a dielectric layer. The dielectric layer is disposed between the top electrode and the bottom electrode. The main feature for this kind of MIM capacitor is that the bottom electrode includes a conductive layer and a metal nitride with multi-layered structure. The metal nitride with multi-layered structure is disposed between the conductive layer and the dielectric layer. The nitrogen content in the metal nitride with multi-layered structure gradually increases toward the dielectric layer and the metal nitride belongs to the amorphous type. Due to the presence of the metal nitride, the dielectric layer is prevented from crystallization, thereby reducing the current leakage of the MIM capacitor.Type: ApplicationFiled: August 11, 2006Publication date: June 28, 2007Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ching-Chiun Wang, Cha-Hsin Lin, Wen-Miao Lo, Lurng-Shehng Lee
-
Publication number: 20070141778Abstract: A metal-insulator-metal (MIM) capacitor having a top electrode, a bottom electrode and a capacitor dielectric layer is provided. The top electrode is located over the bottom electrode and the capacitor dielectric layer is disposed between the top and the bottom electrode. The capacitor dielectric layer comprises several titanium oxide (TiO2) layers and at least one tetragonal structure material layer. The tetragonal structure material layer is disposed between two titanium oxide layers and each tetragonal structure material layer has the same or a different thickness. Leakage path can be cut off through the tetragonal material layer between the titanium oxide layers. In the meantime, the tetragonal structure material layer can induce the titanium oxide layers to transform into a high k rutile phase.Type: ApplicationFiled: March 21, 2006Publication date: June 21, 2007Inventors: Cha-Hsin Lin, Ching-Chiun Wang, Lurng-Shehng Lee
-
Publication number: 20070134873Abstract: A method of manufacturing dynamic random access memory (DRAM) cylindrical capacitor is provided. A substrate having a polysilicon plug formed therein is provided. A dielectric layer having an opening is disposed on the substrate, wherein the opening exposes the polysilicon plug. Thereafter, an amorphous silicon spacer is formed on the sidewall of the opening to expose a portion of the polysilicon plug. Next, a top portion of the exposed polysilicon plug is removed and a seeding method is used to grow a hemispherical silicon grain (HSG) layer on a surface of the amorphous silicon spacer. A capacitor dielectric layer is formed on the surface of the HSG layer and a conductive layer is then formed on the capacitor dielectric layer. As no HSG is formed on the polysilicon plug, and therefore the contact area of the capacitor is not decreased.Type: ApplicationFiled: May 9, 2006Publication date: June 14, 2007Inventors: Heng-Yuan Lee, Chieh-Shuo Liang, Lurng-Shehng Lee
-
Publication number: 20070122934Abstract: A method of fabricating a photodetector device includes preparing a silicon substrate, forming a patterned mesa on the silicon substrate, and forming a patterned conductive layer over the patterned mesa.Type: ApplicationFiled: November 29, 2005Publication date: May 31, 2007Inventors: Cha-Hsin Lin, Lurng-Shehng Lee, Ching-Chiun Wang