Patents by Inventor Masahiko Suzuki
Masahiko Suzuki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210390920Abstract: According to an embodiment of the present invention, an active matrix substrate (100) includes a display region (DR) defined by a plurality of pixel regions (P) arranged in a matrix and a peripheral region (FR) located around the display region. The active matrix substrate includes a substrate (1), a first TFT (10), and a second TFT (20). The first TFT is supported by the substrate and disposed in the peripheral region. The second TFT is supported by the substrate and disposed in the display region. The first TFT includes a crystalline silicon semiconductor layer (11), which is an active layer. The second TFT includes an oxide semiconductor layer (21), which is an active layer. The first TFT and the second TFT each have a top-gate structure.Type: ApplicationFiled: August 13, 2021Publication date: December 16, 2021Inventors: Tetsuo KIKUCHI, Hideki KITAGAWA, Hajime IMAI, Toshikatsu ITOH, Masahiko SUZUKI, Teruyuki UEDA, Kengo HARA, Setsuji NISHIMIYA, Tohru DAITOH
-
Patent number: 11189645Abstract: There is provided a high-definition active matrix substrate while suppressing an occurrence of pixel defects. The active matrix substrate includes a first semiconductor film corresponding to one of two sub-pixels adjacent to each other in a row direction, a second semiconductor film corresponding to the other of two sub-pixels, a transistor using part of the first semiconductor film as a channel in the row direction, and a pixel electrode connected to a drain electrode of the transistor through a contact hole. In a plan view, a distance (dc) in the row direction from a drain electrode-side edge of the channel to a bottom surface of the contact hole is 0.15 or more times a sub-pixel pitch (dp) in the row direction.Type: GrantFiled: March 26, 2018Date of Patent: November 30, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Hideki Kitagawa, Hajime Imai, Toshikatsu Itoh, Tetsuo Kikuchi, Masahiko Suzuki, Teruyuki Ueda, Kengo Hara, Setsuji Nishimiya, Tohru Daitoh
-
Publication number: 20210363331Abstract: An object of the present invention is to provide a cellulose acetate composition with excellent biodegradability and water solubility, and excellent thermoformability. A cellulose acetate composition comprising: a cellulose acetate having a degree of acetyl substitution of 0.4 or greater and less than 1.4; and a citrate ester-based plasticizer, wherein a content of the citrate ester-based plasticizer is 3 parts by weight or greater per 100 parts by weight of the total amount of the cellulose acetate and the citrate ester-based plasticizer.Type: ApplicationFiled: July 18, 2019Publication date: November 25, 2021Applicant: DAICEL CORPORATIONInventors: Kyokutou GA, Masahiko SUZUKI
-
Patent number: 11162472Abstract: A lift type rotor blade which has a chord length gradually increased from a blade root to a maximum chord length portion being a base portion of a blade end portion, includes a leading edge, a front surface and an inclined portion formed on the blade end portion. The leading edge has a maximum thickness that is the maximum at the blade root and is gradually and continuously decreased from the blade root to a tip portion via the maximum chord length portion in a side view. The front surface is gradually inclined in a direction of a back surface from the blade root to the maximum chord length portion such that an interval between the front and back surfaces is continuously decreased. The inclined portion is inclined in a front surface direction from the maximum chord length portion.Type: GrantFiled: December 7, 2016Date of Patent: November 2, 2021Assignee: NTN CORPORATIONInventor: Masahiko Suzuki
-
Publication number: 20210327923Abstract: An active matrix substrate includes a substrate, a first gate bus line, a second gate bus line, a third gate bus line, a first source bus line, a second source bus line, a first pixel region, a second pixel region, and a first source contact portion. When viewed from a normal direction of the substrate, a first opening portion is located between the second gate bus line and the third gate bus line, and a first distance D1 in a column direction between the second gate bus line and the first opening portion and a second distance D2 in the column direction between the third gate bus line and the first opening portion are both ? or more of a second interval Dy2 in the column direction between the second gate bus line and the third gate bus line.Type: ApplicationFiled: April 14, 2021Publication date: October 21, 2021Inventors: MASAHIKO SUZUKI, TETSUO KIKUCHI, SETSUJI NISHIMIYA, KENGO HARA, HITOSHI TAKAHATA, TOHRU DAITOH
-
Publication number: 20210327911Abstract: An active matrix substrate includes a plurality of source bus lines and a plurality of gate bus lines and a plurality of oxide semiconductor TFTs that have a plurality of pixel TFTs, each of which is associated with one of the plurality of pixel regions, and a plurality of circuit TFTs constituting a peripheral circuit, in which each of oxide semiconductor TFTs has an oxide semiconductor layer and a gate electrode disposed on a channel region of the oxide semiconductor layer via a gate insulating layer, the plurality of oxide semiconductor TFTs have a plurality of first TFTs, a plurality of second TFTs, and/or a plurality of third TFTs, and the plurality of first TFTs have the plurality of pixel TFTs, and the plurality of second TFTs and/or the plurality of third TFTs have at least a portion of the plurality of circuit TFTs.Type: ApplicationFiled: April 7, 2021Publication date: October 21, 2021Inventors: Kengo HARA, Tohru DAITOH, Tetsuo KIKUCHI, Masahiko SUZUKI, Setsuji NISHIMIYA, Hitoshi TAKAHATA
-
Patent number: 11145679Abstract: A method for manufacturing an active matrix board includes (E) a step of forming a source contact hole and a drain contact hole in an interlayer insulating layer such that a portion of a source contact region of an oxide semiconductor layer and a portion of a drain contact region thereof are exposed and forming a connecting portion contact hole in the interlayer insulating layer and a lower insulating layer such that a portion of a lower conductive layer is exposed; and (F) a step of forming a source electrode, a drain electrode, and an upper conductive layer on the interlayer insulating layer; and the step (E) includes (e-1) a step of forming a photoresist film on the interlayer insulating layer and (e-2) a step of forming a photoresist layer in such a manner that the photoresist film is exposed to light using a multi-tone mask and is then developed.Type: GrantFiled: March 17, 2020Date of Patent: October 12, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Kengo Hara, Tohru Daitoh, Hajime Imai, Tetsuo Kikuchi, Masahiko Suzuki, Setsuji Nishimiya, Masamitsu Yamanaka, Teruyuki Ueda, Hitoshi Takahata
-
Publication number: 20210305280Abstract: There is provided a high-definition active matrix substrate while suppressing an occurrence of pixel defects. The active matrix substrate includes a first semiconductor film corresponding to one of two sub-pixels adjacent to each other in a row direction, a second semiconductor film corresponding to the other of two sub-pixels, a transistor using part of the first semiconductor film as a channel in the row direction, and a pixel electrode connected to a drain electrode of the transistor through a contact hole. In a plan view, a distance (dc) in the row direction from a drain electrode-side edge of the channel to a bottom surface of the contact hole is 0.15 or more times a sub-pixel pitch (dp) in the row direction.Type: ApplicationFiled: March 26, 2018Publication date: September 30, 2021Inventors: Hideki KITAGAWA, Hajime IMAI, Toshikatsu ITOH, Tetsuo KIKUCHI, Masahiko SUZUKI, Teruyuki UEDA, Kengo HARA, Setsuji NISHIMIYA, Tohru DAITOH
-
Publication number: 20210294138Abstract: A pixel area in the active matrix substrate 100 includes a thin film transistor 101 that has an oxide semiconductor layer 7, an inorganic insulating layer 11 and an organic insulating layer 12 that cover a thin film transistor, a common electrode 15, a dielectric layer 17 that primarily contains silicon nitride, and a pixel electrode 19. The inorganic insulating layer has a multi-layered structure that includes a silicon oxide layer and a silicon nitride layer. A pixel electrode 10 is brought into contact with a drain electrode 9 within a pixel contact hole. The pixel contact hole is configured with a first opening portion, a second opening portion, and a third opening portion that are formed in the inorganic insulating layer 11, the organic insulating layer 12, and the dielectric layer 17, respectively. A flank surface of the first opening portion and a flank surface of the second opening portion are aligned.Type: ApplicationFiled: September 19, 2017Publication date: September 23, 2021Inventors: Hideki KITAGAWA, Tohru DAITOH, Hajime IMAI, Tetsuo KIKUCHI, Masahiko SUZUKI, Toshikatsu ITOH, Teruyuki UEDA, Setsuji NISHIMIYA, Kengo HARA
-
Patent number: 11125212Abstract: A wind power generation method capable of efficiently generating electricity while preventing a rotor from stalling. A generator (3) is connected to a vertical main shaft (5) of a rotor (2) via a clutch (9). The method comprising repeating the following steps: disconnecting the clutch when the rotor is rotating at or below a predetermined average wind speed, to idle the rotor, connecting the clutch for generating power by the generator when the rotor reaches a specific peripheral speed or rotational speed, again disconnecting the clutch when the rotor is rotating at or below the predetermined average wind speed to idle the rotor until the specific value of peripheral speed or rotational speed is reached, and again connecting the clutch for generating power by the generator once the rotor reaches the specific value.Type: GrantFiled: December 7, 2016Date of Patent: September 21, 2021Assignee: NTN CORPORATIONInventor: Masahiko Suzuki
-
Publication number: 20210273107Abstract: An active matrix substrate has pixel regions, and includes a substrate, pixel TFTs disposed to respectively correspond to the pixel regions, and pixel electrodes electrically connected to the pixel TFTs. The pixel TFTs are each a top gate structure TFT that has an oxide semiconductor layer, a gate insulating layer on the oxide semiconductor layer, and a gate electrode opposing the oxide semiconductor layer with the gate insulating layer therebetween. The gate insulating layer is formed of silicon oxide and includes a lower layer contacting the oxide semiconductor layer, and an upper layer on the lower layer. The lower layer H/N ratio of hydrogen atoms to nitrogen atoms in the lower layer is 1.5 to 5.0. The upper layer H/N ratio of hydrogen atoms to nitrogen atoms in the upper layer is 0.9 to 2.0. The lower layer H/N ratio is larger than the upper layer H/N ratio.Type: ApplicationFiled: February 24, 2021Publication date: September 2, 2021Inventors: Tetsuo KIKUCHI, Tohru DAITOH, Masahiko SUZUKI, Setsuji NISHIMIYA, Kengo HARA, Hitoshi TAKAHATA
-
Patent number: 11107429Abstract: According to an embodiment of the present invention, an active matrix substrate (100) includes a display region (DR) defined by a plurality of pixel regions (P) arranged in a matrix and a peripheral region (FR) located around the display region. The active matrix substrate includes a substrate (1), a first TFT (10), and a second TFT (20). The first TFT is supported by the substrate and disposed in the peripheral region. The second TFT is supported by the substrate and disposed in the display region. The first TFT includes a crystalline silicon semiconductor layer (11), which is an active layer. The second TFT includes an oxide semiconductor layer (21), which is an active layer. The first TFT and the second TFT each have a top-gate structure.Type: GrantFiled: March 16, 2018Date of Patent: August 31, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Tetsuo Kikuchi, Hideki Kitagawa, Hajime Imai, Toshikatsu Itoh, Masahiko Suzuki, Teruyuki Ueda, Kengo Hara, Setsuji Nishimiya, Tohru Daitoh
-
Publication number: 20210246869Abstract: A vertical shaft wind turbine that is superior in a rotational startability, even at a low wind speed, and is suited to a wind power generator that has high rotational torque. Each blade is an upper-and-lower-ends fixed type vertically long blade which is suitable for use as a wind turbine or a water turbine. The string length and thickness of an upper-and-lower-ends fixed type vertically long blade (8) that is fixed upper and lower ends to a vertical main shaft (7) gradually decrease from a main part (8) thereof to tips of the upper and lower inwardly curved inclined parts (8B, 8B), and a cross section of the main part (8A) is a lift type. A thickness of the cross-sectional shape is continuously and gradually thins from the main part (8) to the tips of the inwardly curved inclined parts (8B, 8B).Type: ApplicationFiled: May 30, 2019Publication date: August 12, 2021Inventor: Masahiko SUZUKI
-
Publication number: 20210246867Abstract: A horizontal axis rotor that has high wind reception efficiency and does not easily break. The rotor comprises blades that have high rotational efficiency, and are appropriate for a windmill or a waterwheel. A plurality of blades (3) are fixed to a rotor (1) so as to radiate from a peripheral surface of a hub (2). Each blade (3) is a lift-type blade that, as seen from the front, has a chord length that gradually increases from a base end part (4A) toward a blade end (3G). Each blade (3) has a forwardly curving part (5) that extends from a radial direction center part (3A) of the blade (3) to the tip of the blade (3), and a forward end surface (5A) of a forwardly directed tip end of the forwardly curving part (5) being a lift-type surface that, as seen from the front, has a thick forward edge (5F).Type: ApplicationFiled: May 30, 2019Publication date: August 12, 2021Inventor: Masahiko SUZUKI
-
Publication number: 20210249445Abstract: An active matrix substrate includes a plurality of gate bus lines, a plurality of source bus lines located closer to the substrate side; a lower insulating layer that covers the source bus lines; an interlayer insulating layer that covers the gate bus lines; a plurality of oxide semiconductor TFTs disposed in association with respective pixel regions; a pixel electrode disposed in each of the pixel regions; and a plurality of source contact portions each of which electrically connects one of the oxide semiconductor TFTs to the corresponding one of the source bus lines, in which each of the oxide semiconductor TFTs includes an oxide semiconductor layer disposed on the lower insulating layer, a gate electrode disposed on a portion of the oxide semiconductor layer, and a source electrode formed of a conductive film, and each of the source contact portions includes a source contact hole, and a connection electrode.Type: ApplicationFiled: January 25, 2021Publication date: August 12, 2021Inventors: Masahiko SUZUKI, Tetsuo KIKUCHI, Hideki KITAGAWA, Setsuji NISHIMIYA, Kengo HARA, Hitoshi TAKAHATA, Tohru DAITOH
-
Patent number: 11053909Abstract: A hydraulic turbine suspending device is provided which facilitates the positioning of a hydroelectric generator in a waterway, and which is easy to work on. The hydraulic turbine suspending device is a support that suspends a hydraulic turbine (10) in a waterway by laterally bridging the same, and comprises a combination of a suspending beam (2) positioned in parallel with the upstream and downstream sides of the waterway; a plurality of stanchions (5) that support the edges of the suspending beam (2) in a horizontal position on the outside of the waterway; and a floor plate (6) provided in a tensioned state to the suspending beam (2).Type: GrantFiled: September 7, 2017Date of Patent: July 6, 2021Assignee: NTN CORPORATIONInventor: Masahiko Suzuki
-
Patent number: 11043599Abstract: A semiconductor device (100) includes a TFT (10) supported on a substrate (11), wherein the TFT (10) includes a gate electrode (12g), a gate insulating layer (14) that covers the gate electrode (12g), and an oxide semiconductor layer (16) that is formed on the gate insulating layer (14). The oxide semiconductor layer 16 has a layered structure including a first oxide semiconductor layer (16a) in contact with the gate insulating layer (14) and a second oxide semiconductor layer (16b) layered on the first oxide semiconductor layer (16a). The first oxide semiconductor layer (16a) and the second oxide semiconductor layer (16b) both include In, Ga and Zn; an In atomic ratio of the first oxide semiconductor layer (16a) is greater than a Zn atomic ratio thereof, and an In atomic ratio of the second oxide semiconductor layer (16b) is smaller than a Zn atomic ratio thereof; and the oxide semiconductor layer (16) has a side surface of a forward tapered shape.Type: GrantFiled: March 8, 2018Date of Patent: June 22, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Setsuji Nishimiya, Tohru Daitoh, Masahiko Suzuki, Kengo Hara, Hajime Imai, Toshikatsu Itoh, Hideki Kitagawa, Tetsuo Kikuchi, Teruyuki Ueda
-
Patent number: 11038001Abstract: An oxide semiconductor TFT (201) of an active matrix substrate includes an oxide semiconductor layer (107), an upper gate electrode (112) disposed on a part of the oxide semiconductor layer via a gate insulating layer, and a source electrode (113) and a drain electrode (114). As viewed from a normal direction of the substrate, the oxide semiconductor layer (107) includes a first portion (p1) that overlaps the upper gate electrode, and a second portion (p2) that is located between the first portion and the source contact region or drain contact region, such that the gate insulating layer does not cover the second portion. The upper gate electrode (112) has a multilayer structure including an alloy layer (112L) that is in contact with the gate insulating layer and a metal layer (112U) that is disposed on the alloy layer. The metal layer is made of a first metallic element M; the alloy layer is made of an alloy containing the first metallic element M; and the first metallic element M is Cu, Mo, or Cr.Type: GrantFiled: March 19, 2018Date of Patent: June 15, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Teruyuki Ueda, Hideki Kitagawa, Tohru Daitoh, Hajime Imai, Masahiko Suzuki, Setsuji Nishimiya, Tetsuo Kikuchi, Toshikatsu Itoh, Kengo Hara
-
Patent number: 10928691Abstract: An active matrix substrate 10 includes: switching elements 120 that are connected with gate lines and data lines provided on a substrate; pixel electrodes 130 that are connected with the switching elements 120; counter electrodes 140 that overlap with the pixel electrodes 130 when viewed in a plan view; a flattening film 154; and lines 142. The flattening film 154 covers the switching elements 120, and first contact holes CH1 that pass through the flattening film 154 are formed at positions that overlap with the lines 142 when viewed in a plan view. The pixel electrodes 130 and the counter electrodes 140 are arranged so that each of the same partially covers the flattening film 154. The line 142 and the counter electrode 140 are connected with each other in the first contact hole CH1.Type: GrantFiled: February 12, 2020Date of Patent: February 23, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Setsuji Nishimiya, Tohru Daitoh, Hajime Imai, Tetsuo Kikuchi, Masahiko Suzuki, Teruyuki Ueda, Masamitsu Yamanaka, Kengo Hara, Hitoshi Takahata
-
Publication number: 20210036158Abstract: A semiconductor device (100) includes a TFT (10) supported on a substrate (11), wherein the TFT (10) includes a gate electrode (12g), a gate insulating layer (14) that covers the gate electrode (12g), and an oxide semiconductor layer (16) that is formed on the gate insulating layer (14). The oxide semiconductor layer 16 has a layered structure including a first oxide semiconductor layer (16a) in contact with the gate insulating layer (14) and a second oxide semiconductor layer (16b) layered on the first oxide semiconductor layer (16a). The first oxide semiconductor layer (16a) and the second oxide semiconductor layer (16b) both include In, Ga and Zn; an In atomic ratio of the first oxide semiconductor layer (16a) is greater than a Zn atomic ratio thereof, and an In atomic ratio of the second oxide semi-conductor layer (16b) is smaller than a Zn atomic ratio thereof; and the oxide semiconductor layer (16) has a side surface of a forward tapered shape.Type: ApplicationFiled: March 8, 2018Publication date: February 4, 2021Inventors: Setsuji NISHIMIYA, Tohru DAITOH, Masahiko SUZUKI, Kengo HARA, Hajime IMAI, Toshikatsu ITOH, Hideki KITAGAWA, Tetsuo KIKUCHI, Teruyuki UEDA