Patents by Inventor Masakazu Goto
Masakazu Goto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230091210Abstract: According to one embodiment, a semiconductor memory device includes: a stacked body in which a plurality of conductive layers and a plurality of insulating layers are alternately stacked; and a pillar including a channel layer extending in a stacking direction of the plurality of conductive layers in the stacked body, a memory layer provided on a side surface of the channel layer, and a cap layer provided on the channel layer, the cap layer being connected to an upper layer wiring of the stacked body, wherein the channel layer extends into the stacked body at least from a height position of an uppermost conductive layer of the plurality of conductive layers, and a grain size of crystal contained in the channel layer is larger than a grain size of crystal contained in the cap layer.Type: ApplicationFiled: March 14, 2022Publication date: March 23, 2023Applicant: Kioxia CorporationInventor: Masakazu GOTO
-
Patent number: 11538907Abstract: A semiconductor memory device includes first conducting layers and a first semiconductor layer opposed to the first conducting layers. If a concentration of the dopant in the first semiconductor layer is measured along an imaginary straight line, the concentration of the dopant has: a maximum value at a first point, a minimum value in a region closer to the first conducting layer than the first point at a second point; and a minimum value in a region farther from the first conducting layer than the first point at a third point. The second point is nearer to an end portion of the first semiconductor layer on the first conducting layer side than that on the opposite side. The third point is farther from the end portion on the first conducting layer side than that on the opposite side.Type: GrantFiled: September 14, 2020Date of Patent: December 27, 2022Assignee: Kioxia CorporationInventor: Masakazu Goto
-
Publication number: 20220176007Abstract: An air purifier that enables reduction of production processes and is easy to produce, and a production method for the air purifier are proposed.Type: ApplicationFiled: April 20, 2020Publication date: June 9, 2022Inventor: Masakazu GOTO
-
Publication number: 20210226013Abstract: A semiconductor memory device includes first conducting layers and a first semiconductor layer opposed to the first conducting layers. If a concentration of the dopant in the first semiconductor layer is measured along an imaginary straight line, the concentration of the dopant has: a maximum value at a first point, a minimum value in a region closer to the first conducting layer than the first point at a second point; and a minimum value in a region farther from the first conducting layer than the first point at a third point. The second point is nearer to an end portion of the first semiconductor layer on the first conducting layer side than that on the opposite side. The third point is farther from the end portion on the first conducting layer side than that on the opposite side.Type: ApplicationFiled: September 14, 2020Publication date: July 22, 2021Applicant: Kioxia CorporationInventor: Masakazu GOTO
-
Publication number: 20210052765Abstract: An air-purifier system is provided that generates an ionic wind that is comfortable for the persons in a space to obtain a comfortable environment.Type: ApplicationFiled: July 24, 2018Publication date: February 25, 2021Inventor: Masakazu GOTO
-
Patent number: 10868037Abstract: According to one embodiment, a semiconductor memory device includes: a first interconnecting layer; a first signal line; a first memory cell that stores first information between the first interconnecting layer and the first signal line; second to fourth interconnecting layers provided above the first interconnecting layer; fifth to seventh interconnecting layers disposed apart from the second to fourth interconnecting layers; a second signal line coupled to the first signal line; a third signal line coupled to the first and second signal lines and the sixth interconnecting layer; and, first to fifth transistors.Type: GrantFiled: July 3, 2019Date of Patent: December 15, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Fumitaka Arai, Masakazu Goto, Masaki Kondo, Keiji Hosotani, Nobuyuki Momo
-
Publication number: 20200303400Abstract: According to one embodiment, a semiconductor memory device includes: a first interconnecting layer; a first signal line; a first memory cell that stores first information between the first interconnecting layer and the first signal line; second to fourth interconnecting layers provided above the first interconnecting layer; fifth to seventh interconnecting layers disposed apart from the second to fourth interconnecting layers; a second signal line coupled to the first signal line; a third signal line coupled to the first and second signal lines and the sixth interconnecting layer; and, first to fifth transistors.Type: ApplicationFiled: July 3, 2019Publication date: September 24, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventors: Fumitaka ARAI, Masakazu GOTO, Masaki KONDO, Keiji HOSOTANI, Nobuyuki MOMO
-
Publication number: 20200066861Abstract: An integrated circuit device includes a first wiring, a second wiring, a first semiconductor portion, a second semiconductor portion, a third semiconductor portion, an insulating film, and an electrode. The third semiconductor portion is provided between the first semiconductor portion and the second semiconductor portion. The electrode has a first electrode portion and a second electrode portion. The first electrode portion is provided on a part of the third semiconductor portion with the insulating film interposed therebetween. The second electrode portion is electrically connected to the first electrode portion, located adjacent the second semiconductor portion, and provided on another part of the third semiconductor portion with the insulating film interposed therebetween. The second electrode portion has a concentration of at least one of nitrogen, oxygen, carbon, or silicon that is different from that of the first electrode portion.Type: ApplicationFiled: February 22, 2019Publication date: February 27, 2020Applicant: Toshiba Memory CorporationInventor: Masakazu GOTO
-
Patent number: 10304960Abstract: An integrated circuit device includes a first wiring, a second wiring, a semiconductor member that is connected between the first and second wirings, an electrode, and an insulating film that is provided between the semiconductor member and the electrode. The semiconductor member includes a first semiconductor portion of a first conductivity type connected to the first wiring, a second semiconductor portion of the first conductivity type, a third semiconductor portion of the first conductivity type, a fourth semiconductor portion of the first conductivity type, a fifth semiconductor portion of a second conductivity type, and a sixth semiconductor portion of the first conductivity type in this order. A first edge of the electrode on a side of the first wiring overlaps the second, third, or fourth semiconductor portions.Type: GrantFiled: March 1, 2018Date of Patent: May 28, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventor: Masakazu Goto
-
Publication number: 20190088792Abstract: An integrated circuit device includes a first wiring, a second wiring, a semiconductor member that is connected between the first and second wirings, an electrode, and an insulating film that is provided between the semiconductor member and the electrode. The semiconductor member includes a first semiconductor portion of a first conductivity type connected to the first wiring, a second semiconductor portion of the first conductivity type, a third semiconductor portion of the first conductivity type, a fourth semiconductor portion of the first conductivity type, a fifth semiconductor portion of a second conductivity type, and a sixth semiconductor portion of the first conductivity type in this order. A first edge of the electrode on a side of the first wiring overlaps the second, third, or fourth semiconductor portions.Type: ApplicationFiled: March 1, 2018Publication date: March 21, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventor: Masakazu GOTO
-
Publication number: 20190058008Abstract: A semiconductor device includes a semiconductor layer, first gate electrode, second gate electrode, first conductive layer and second conductive layer. The semiconductor layer includes a first side surface, a second side surface, a first end portion, and a second end portion. The first side surface and the second side surface face each other. The first end portion and the second end portion face each other. A first gate insulating layer is provided between the first gate electrode and the first side surface. A second gate insulating layer is provided between the second gate electrode and the second side surface. A first metal oxide layer is provided between the first conductive layer and the first end portion. A second metal oxide layer is provided between the second conductive layer and the second end portion.Type: ApplicationFiled: March 1, 2018Publication date: February 21, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Atsushi YAGISHITA, Masakazu GOTO, Kanna ADACHI
-
Publication number: 20170263770Abstract: A semiconductor device includes a first source region, a second source region, and a drain region. The first source region includes a first conductivity type that is formed in a semiconductor layer. The second source region includes a second conductivity type that is adjacent to a gate region and formed in the first source region, the second source region being electrically connected to the first source region, and configured such that one end of a first face of the second source region abuts a gate insulating film formed in the gate region and at least a portion of a second face opposite to the first face abuts the first source region. The drain region includes the first conductivity type that is formed adjacent to the gate region in the semiconductor layer with the gate region interposed with the second source region and the drain region.Type: ApplicationFiled: September 1, 2016Publication date: September 14, 2017Inventor: Masakazu GOTO
-
Publication number: 20160351695Abstract: A semiconductor device according to an embodiment includes a semiconductor layer. A gate dielectric film is provided on the semiconductor layer. A gate electrode is provided on the semiconductor layer via the gate dielectric film. A first conductivity-type source layer is provided in the semiconductor layer on a side of one end of the gate electrode. A second conductivity-type drain layer is provided in the semiconductor layer on a side of the other end of the gate electrode. The drain layer does not face a bottom surface of the gate electrode. A first diffusion layer of the first conductivity-type is provided at least in a part of the semiconductor layer between a first portion of the semiconductor layer and the drain layer. The first portion faces the bottom surface of the gate electrode.Type: ApplicationFiled: August 31, 2015Publication date: December 1, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masakazu GOTO
-
Patent number: 9484443Abstract: A semiconductor device includes a semiconductor layer opposing to a bottom surface and a side surface of a gate electrode. An insulation film is provided between the bottom surface of the gate electrode and the semiconductor layer and between the side surface of the gate electrode and the semiconductor layer. A first conduction-type drain layer is provided in the semiconductor layer on a side of an end part of one of the bottom surface and the side surface of the gate electrode. A second conduction-type source layer is provided in the semiconductor layer opposing to the other one of the bottom surface and the side surface of the gate electrode. A second conduction-type extension layer is provided in the semiconductor layer opposing to a corner part between the side surface and the bottom surface of the gate electrode and has a lower impurity concentration than that of the source layer.Type: GrantFiled: February 4, 2014Date of Patent: November 1, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiyuki Kondo, Masakazu Goto
-
Patent number: 9324714Abstract: In one embodiment, a semiconductor device includes a semiconductor substrate, and first and second transistors of first and second conductivity types on the substrate. The first transistor includes a first gate electrode on the substrate, a first source region of the second conductivity type and a first drain region of the first conductivity type disposed to sandwich the first gate electrode, and a first channel region of the first or second conductivity type disposed between the first source region and the first drain region. The second transistor includes a second gate electrode on the substrate, a second source region of the first conductivity type and a second drain region of the second conductivity type disposed to sandwich the second gate electrode, and a second channel region disposed between the second source region and the second drain region and having the same conductivity type as the first channel region.Type: GrantFiled: February 12, 2014Date of Patent: April 26, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Akira Hokazono, Masakazu Goto, Yoshiyuki Kondo
-
Patent number: 9224850Abstract: In one embodiment, a first main terminal region of a first conductivity type and a second main terminal region of a second conductivity type, which is an opposite conductivity type of the first conductivity type, formed in the semiconductor substrate so as to sandwich a gate electrode, a diffusion layer of the second conductivity type coming in contact with the first and second element isolation insulator films and having an upper surface in a position deeper than lower surfaces of the first and second main terminal regions, a first well region of the first conductivity type formed between the first main terminal region and the diffusion layer, and a second well region of the first conductivity type formed between the second main terminal region and the diffusion layer. The second well region has a impurity concentration higher than that of the first well region.Type: GrantFiled: August 1, 2013Date of Patent: December 29, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Masakazu Goto, Shigeru Kawanaka, Akira Hokazono, Tatsuya Ohguro, Yoshiyuki Kondo
-
Publication number: 20150364582Abstract: A semiconductor device includes a gate dielectric film on a semiconductor layer. A gate electrode is above the semiconductor layer via the gate dielectric film. A first conductivity-type drain is in the semiconductor layer on one end side of the gate electrode. A second conductivity-type source is in the semiconductor layer on the other end side of the gate electrode and below the gate electrode. A channel is between the gate dielectric film and the source. A drain side end of the source is below a bottom surface of the gate electrode. A region of the drain side end of a surface region of the source is formed using a first material. A region of the surface region of the source other than the drain side end is formed using a second material. An energy band gap of the first material is larger than that of the second material.Type: ApplicationFiled: December 4, 2014Publication date: December 17, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masakazu GOTO
-
Publication number: 20150243769Abstract: A semiconductor device includes a semiconductor layer. A gate dielectric film is provided on the semiconductor layer. A gate electrode is provided above the semiconductor layer via the gate dielectric film. A first conductivity-type drain layer is provided in the semiconductor layer on a one-end side of the gate electrode. A second conductivity-type source layer is provided in the semiconductor layer on an other-end side of the gate electrode and below at least a part of the gate electrode. A source extension layer faces at least a part of a bottom surface of the gate electrode via the gate dielectric film and has an impurity concentration lower than that of the source layer. A first conductivity-type pocket layer is provided in the semiconductor layer between the source extension layer and the drain layer. The pocket layer contacts the source extension layer and is separated from the drain layer.Type: ApplicationFiled: June 19, 2014Publication date: August 27, 2015Inventors: Masakazu GOTO, Akira HOKAZONO
-
Publication number: 20150243786Abstract: A semiconductor device according to an embodiment includes a first conductivity-type first source layer provided in a semiconductor layer. A second conductivity-type drain layer is provided in the semiconductor layer. A gate dielectric film is provided on the semiconductor layer between the first source layer and the drain layer. A first gate structure is provided on the gate dielectric film. A drain-side adjacent structure is adjacent to the first gate structure on a side of the drain layer of the first gate structure. A stress layer covers at least the first gate structure, the drain-side adjacent structure, and the first source layer. The stress layer has strain. A first gap between the first gate structure and the drain-side adjacent structure is narrower than four times a film thickness of the stress layer. The stress layer covers the first source layer along a channel-direction longer than the first gap.Type: ApplicationFiled: May 27, 2014Publication date: August 27, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masakazu GOTO
-
Publication number: 20150228787Abstract: A semiconductor device according to an embodiment includes a semiconductor layer. A first conductivity-type source layer is provided in the semiconductor layer. A second conductivity-type drain layer is provided in the semiconductor layer. A gate dielectric film is provided on the semiconductor layer between the source layer and the drain layer. A gate electrode includes a first gate part partially provided on the gate dielectric film on a side of the source layer and a second gate part partially provided on the gate dielectric film on a side of the drain layer. A length of crystal grains of the first gate part in a channel length direction is longer than that of crystal grains of the second gate part in the channel length direction.Type: ApplicationFiled: May 27, 2014Publication date: August 13, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masakazu GOTO