Patents by Inventor Masanobu Shirakawa
Masanobu Shirakawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230090202Abstract: A memory device includes a first block including a first memory cell and a first word line connected to the first memory cell, a second block including a second memory cell and a second word line connected to the second memory cell, and a control circuit. The control circuit applies a first voltage to each of the first and second word lines to supply a first erase pulse having a first erase intensity to each of the first and second blocks, when a first erase operation is executed, and applies the first voltage to the first word line and a second voltage higher than the first voltage to the second word line, to supply the first erase pulse to the first block and a second erase pulse having a second erase intensity less than the first erase intensity to the second block, when a second erase operation is executed.Type: ApplicationFiled: March 3, 2022Publication date: March 23, 2023Inventors: Takumi FUJIMORI, Tetsuya SUNATA, Masanobu SHIRAKAWA, Hideki YAMADA
-
Publication number: 20230088099Abstract: A memory system includes a first memory cell array which is a nonvolatile memory cell array, a controller configured to control read and write of data, a first data latch group used for input and output of the data between the controller and the first memory cell array, and at least one second data latch group in which stored data is maintained when the data is read from the first memory cell array by the controller. The controller is configured to store management information in the at least one second data latch group when or before executing a read process for the data from the first memory cell array, the management information being in a second memory cell array and used for read of the data.Type: ApplicationFiled: November 7, 2022Publication date: March 23, 2023Applicant: Kioxia CorporationInventors: Kenji SAKURADA, Naomi TAKEDA, Masanobu SHIRAKAWA, Marie TAKADA
-
Patent number: 11609814Abstract: A memory system includes a semiconductor storage device and a memory controller including a storage circuit that stores correction value for read voltages in association with the word line, and a control circuit that reads data from the memory cells, performs a correction operation on the read data to determine a number of error bits therein, determines the correction value for each read voltage based on the number of error bits and a ratio of a lower tail fail bit count and an upper tail fail bit count, and stores the correction values for the read voltages in the storage circuit. The lower tail fail bit count represents the number of memory cells in a first state having threshold voltages of an adjacent state, and the upper tail fail bit count represents the number of memory cells in the adjacent state having threshold voltages of the first state.Type: GrantFiled: July 28, 2021Date of Patent: March 21, 2023Assignee: Kioxia CorporationInventors: Kengo Kurose, Masanobu Shirakawa
-
Publication number: 20230081358Abstract: According to one embodiment, a semiconductor storage device includes a first memory cell capable of storing n-bit data (n is a natural number not less than 4). When receiving first data, including first and second bits of the n-bit data, from a controller, the semiconductor storage device writes the received first data to the first memory cell. After receiving the first data, when the semiconductor storage device receives second data including third and fourth bits of the n-bit data, the semiconductor storage device reads the first and second bits from the first memory cell and writes the n-bit data to the first memory cell based on the read first and second bits and the received second data.Type: ApplicationFiled: November 17, 2022Publication date: March 16, 2023Applicant: Kioxia CorporationInventors: Masanobu SHIRAKAWA, Takayuki AKAMINE
-
Patent number: 11605440Abstract: According to one embodiment, a non-volatile memory includes a plurality of groups and a memory controller configured to execute a first operation. Each of the plurality of groups includes a plurality of cell units. Each of the plurality of cell units includes a plurality of memory cells. The first operation includes: based on a first correction amount associated with a target group, reading data from the target group; and updating the first correction amount to a second correction amount based on the data. The memory controller is configured to: select a first group as the target group; and when a condition is satisfied, select a second group as the target group after performing the first operation related to the first group.Type: GrantFiled: June 16, 2021Date of Patent: March 14, 2023Assignee: Kioxia CorporationInventors: Naomi Takeda, Masanobu Shirakawa
-
Publication number: 20230069906Abstract: A memory device according to one embodiment includes a memory cell array, bit lines, amplifier units, a controller, and a register. The memory cell array includes a memory cell that stores data nonvolatilely. The bit lines are connected to the memory cell array. The sense amplifier units are connected to the bit lines, respectively. The controller performs a write operation. The register stores status information of the write operation. The memory cell array includes a first storage region specified by a first address. The plurality of sense amplifier modules include a buffer region capable of storing data.Type: ApplicationFiled: November 11, 2022Publication date: March 9, 2023Applicant: Kioxia CorporationInventors: Marie TAKADA, Masanobu Shirakawa
-
Publication number: 20230065159Abstract: In general, according to an embodiment, a memory system includes a memory device including a memory cell; and a controller. The controller is configured to: receive first data from the memory cell in a first data reading; receive second data from the memory cell in a second data reading that is different from the first data reading; convert a first value that is based on the first data and the second data, to a second value in accordance with a first relationship; and convert the first value to a third value in accordance with a second relationship that is different from the first relationship.Type: ApplicationFiled: November 10, 2022Publication date: March 2, 2023Applicant: Kioxia CorporationInventors: Tsukasa TOKUTOMI, Masanobu SHIRAKAWA, Marie TAKADA, Masamichi FUJIWARA, Kazumasa YAMAMOTO, Naoaki KOKUBUN, Tatsuro HITOMI, Hironori UCHIKAWA
-
Patent number: 11594278Abstract: According to one embodiment, a memory system includes n memory cells, each capable of storing j bits of data; and a controller. The controller is configured to write a first portion of each of first data to n-th data from among n×j data with consecutive logical addresses to the n memory cells one by one. The first data has a lowest logical address among the n×j pieces of data. The first data to the n-th data have ascending consecutive logical addresses. The controller is configured to write the first portion of one of the first to n-th data as a first bit of the j bits, and write the first portion of another one of the first to n-th data except said one of the first to n-th data as a second bit of the j bits.Type: GrantFiled: January 6, 2022Date of Patent: February 28, 2023Assignee: Kioxia CorporationInventors: Naomi Takeda, Masanobu Shirakawa, Akio Sugahara
-
Publication number: 20230056583Abstract: According to one embodiment, there is provided a nonvolatile memory including a memory cell array, an input/output buffer, one or more intermediate buffers, and a control circuit. The memory cell array includes a plurality of pages. Each of the one or more intermediate buffers is electrically connected between the memory cell array and the input/output buffer. The control circuit is configured to store, in a first intermediate buffer, data read through sensing operation from a first page out of the plurality of pages in accordance with a first command that includes a sensing operation instruction and designation of the first intermediate buffer among the one or more intermediate buffers.Type: ApplicationFiled: November 8, 2022Publication date: February 23, 2023Applicant: Kioxia CorporationInventors: Yoshihisa KOJIMA, Masanobu SHIRAKAWA, Kiyotaka IWASAKI
-
Publication number: 20230047861Abstract: According to one embodiment, a memory system includes a semiconductor memory device and a controller. The semiconductor memory device includes a first memory cell configured to store data. The controller is configured to output a first parameter and a first command. The first parameter relates to an erase voltage for a first erase operation with respect to the first memory cell. The first command instructs the first erase operation. The controller outputs the first command after outputting the first parameter to the semiconductor memory device.Type: ApplicationFiled: October 28, 2022Publication date: February 16, 2023Applicant: Kioxia CorporationInventors: Kengo KUROSE, Masanobu SHIRAKAWA, Hideki YAMADA, Marie TAKADA
-
Publication number: 20230038797Abstract: According to one embodiment, a memory system includes a nonvolatile memory and a memory controller configured to execute a patrol process, in response to a first command set from a host device. In the patrol process, the memory controller is configured to read first data from the nonvolatile memory, and not to output the first data to the host device.Type: ApplicationFiled: October 24, 2022Publication date: February 9, 2023Applicant: Kioxia CorporationInventors: Yasuhiko KUROSAWA, Naomi TAKEDA, Masanobu SHIRAKAWA, Yasuyuki USHIJIMA, Shinichi KANNO
-
Patent number: 11574686Abstract: According to the one embodiment, a memory system includes a semiconductor memory device and a memory controller. The semiconductor memory device includes: first and second memory cells stacked above a substrate; a first word line coupled to the first and second memory cells; a first bit line coupled to the first memory cell; and a second bit line coupled to the second memory cell. A first state read operation includes a first read operation for reading data from the first memory cell and a second read operation for reading data from the second memory cell. A first read voltage is applied to the first word line during a first period for executing the first read operation, and a second read voltage is applied to the first word line during a second period for executing the second read operation.Type: GrantFiled: March 3, 2021Date of Patent: February 7, 2023Assignee: Kioxia CorporationInventors: Hideki Yamada, Masanobu Shirakawa
-
Patent number: 11568910Abstract: According to one embodiment, a shift register memory includes blocks and a control circuit. The blocks each includes data storing shift strings. Each of the data storing shift strings includes layers. The control circuit performs storing and reading data by shifting one layer of the layers, in a direction along each of the data storing shift strings. The reading includes reading data from a first layer of the layers. The storing includes storing data to a second layer of the layers. The control circuit reads first data stored in one or more third layers of the layers, the one or more third layers being successive from the first layer, determines a shift parameter in accordance with the reading of the first data, and performs the reading using the determined shift parameter.Type: GrantFiled: December 14, 2021Date of Patent: January 31, 2023Assignee: Kioxia CorporationInventors: Naomi Takeda, Masanobu Shirakawa
-
Patent number: 11561736Abstract: According to one embodiment, a memory system includes a semiconductor memory and a controller. The memory system is capable of executing a first operation and a second operation. In the first operation, the controller issues a first command sequence, the semiconductor memory applies a first voltage to a first word line and applies a second voltage to a second word line to read data from the first memory, and the read data is transmitted to the controller from the semiconductor memory. In the second operation, the controller issues a second command sequence, the semiconductor memory applies a third voltage to the first word line and applies a fourth voltage to the second word line, and data held in the memory cell array is left untransmitted to the controller.Type: GrantFiled: July 8, 2021Date of Patent: January 24, 2023Assignee: KIOXIA CORPORATIONInventors: Marie Takada, Masanobu Shirakawa, Tsukasa Tokutomi
-
Patent number: 11557339Abstract: According to one embodiment, a semiconductor storage device includes a first memory cell capable of storing n-bit data (n is a natural number not less than 4). When receiving first data, including first and second bits of the n-bit data, from a controller, the semiconductor storage device writes the received first data to the first memory cell. After receiving the first data, when the semiconductor storage device receives second data including third and fourth bits of the n-bit data, the semiconductor storage device reads the first and second bits from the first memory cell and writes the n-bit data to the first memory cell based on the read first and second bits and the received second data.Type: GrantFiled: June 9, 2021Date of Patent: January 17, 2023Assignee: Kioxia CorporationInventors: Masanobu Shirakawa, Takayuki Akamine
-
Patent number: 11551756Abstract: A memory device according to one embodiment includes a memory cell array, bit lines, amplifier units, a controller, and a register. The memory cell array includes a memory cell that stores data nonvolatilely. The bit lines are connected to the memory cell array. The sense amplifier units are connected to the bit lines, respectively. The controller performs a write operation. The register stores status information of the write operation. The memory cell array includes a first storage region specified by a first address. The plurality of sense amplifier modules include a buffer region capable of storing data.Type: GrantFiled: March 1, 2021Date of Patent: January 10, 2023Assignee: Kioxia CorporationInventors: Marie Takada, Masanobu Shirakawa
-
Patent number: 11543969Abstract: According to one embodiment, there is provided a nonvolatile memory including a memory cell array, as input/output buffer, one or more intermediate buffers, and a control circuit. The memory cell array includes a plurality of pages. Each of the one or more intermediate buffers is electrically connected between the memory cell array and the input/output buffer. The control circuit is configured to store, in a first intermediate buffer, data read through sensing operation from a first page out of the plurality of pages in accordance with a first command that includes a sensing operation instruction and designation of the first intermediate buffer among the one or more intermediate buffers.Type: GrantFiled: May 27, 2021Date of Patent: January 3, 2023Assignee: Kioxia CorporationInventors: Yoshihisa Kojima, Masanobu Shirakawa, Kiyotaka Iwasaki
-
Patent number: 11545223Abstract: A memory system includes a first memory cell array which is a nonvolatile memory cell array, a controller configured to control read and write of data, a first data latch group used for input and output of the data between the controller and the first memory cell array, and at least one second data latch group in which stored data is maintained when the data is read from the first memory cell array by the controller. The controller is configured to store management information in the at least one second data latch group when or before executing a read process for the data from the first memory cell array, the management information being in a second memory cell array and used for read of the data.Type: GrantFiled: December 10, 2020Date of Patent: January 3, 2023Assignee: Kioxia CorporationInventors: Kenji Sakurada, Naomi Takeda, Masanobu Shirakawa, Marie Takada
-
Publication number: 20220414553Abstract: An information processing device to reserve a parking lot for a vehicle includes a reception unit; a first retrieval unit; a second retrieval unit; and a reservation unit. The reception unit receives first information regarding a destination of the vehicle. The first retrieval unit retrieves a route to the destination based on the first information. The second retrieval unit retrieves a route to the destination, a first area around the route, and first time. The reservation unit requests a reservation for a first parking lot in the first area at the first time using wireless or wired communication without waiting for an instruction from a user.Type: ApplicationFiled: September 6, 2022Publication date: December 29, 2022Applicant: Kioxia CorporationInventors: Hideki YAMADA, Masanobu SHIRAKAWA, Marie KURONAGA, Hideki KAWASAKI
-
Patent number: 11537465Abstract: In general, according to an embodiment, a memory system includes a memory device including a memory cell; and a controller. The controller is configured to: receive first data from the memory cell in a first data reading; receive second data from the memory cell in a second data reading that is different from the first data reading; convert a first value that is based on the first data and the second data, to a second value in accordance with a first relationship; and convert the first value to a third value in accordance with a second relationship that is different from the first relationship.Type: GrantFiled: February 12, 2021Date of Patent: December 27, 2022Assignee: KIOXIA CORPORATIONInventors: Tsukasa Tokutomi, Masanobu Shirakawa, Marie Takada, Masamichi Fujiwara, Kazumasa Yamamoto, Naoaki Kokubun, Tatsuro Hitomi, Hironori Uchikawa