Patents by Inventor Masaru Izumisawa
Masaru Izumisawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240088086Abstract: A semiconductor device includes a base member, a semiconductor chip, and a conductive member. The base member includes a first surface, a second surface opposite to the first surface, and a protrusion at the second surface side. The semiconductor chip is mounted on the second surface of the base member. The semiconductor chip includes first and second electrodes, a control pad, and a semiconductor part. The semiconductor part has front and back surfaces; the first electrode is provided on the back surface; and the second electrode and the control pad are provided on the front surface. The conductive member bonded on the second electrode via a connection member. The connection member includes a side surface extending along a space between the second electrode and the control pad. The protrusion of the base member overlaps the second connection member and extends along the side surface of the connection member.Type: ApplicationFiled: March 6, 2023Publication date: March 14, 2024Inventors: Masatoshi ARAI, Kazuki MATSUO, Masaru IZUMISAWA
-
Publication number: 20240087969Abstract: A semiconductor device includes a base member and a semiconductor chip. The base member includes a first surface, a second surface opposite to the first surface, and a protrusion at the second surface side. The semiconductor chip being mounted on the second surface of the base member. The semiconductor chip includes first and second electrodes, a control pad, and a semiconductor part. The first electrode is provided on a back surface of the semiconductor part. The second electrode and the control pad are provided on a front surface of the semiconductor part. The semiconductor chip includes a space between the second electrode and the control pad at the front surface side of the semiconductor part. The semiconductor chip is mounted so that the space between the second electrode and the control pad overlaps the protrusion of the base member.Type: ApplicationFiled: March 7, 2023Publication date: March 14, 2024Inventors: Shunsuke KAMIYA, Shinya OZAWA, Shuji EGUMA, Masaru IZUMISAWA
-
Publication number: 20160276468Abstract: According to one embodiment, a semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type, a third semiconductor region of the first conductivity type, a first electrode, a first insulating layer, and a second electrode. The first semiconductor region includes a first region and a second region. The second semiconductor region is provided on the first semiconductor region in the first region. The third semiconductor region is provided on the first semiconductor region in the second region. The first electrode is provided on the third semiconductor region. The first electrode is electrically connected to the third semiconductor region. The first insulating layer is provided on the first electrode. The second electrode is provided on the second semiconductor region. A portion of the second electrode is positioned on the first insulating layer.Type: ApplicationFiled: August 27, 2015Publication date: September 22, 2016Inventors: Masaru Izumisawa, Hiroshi Ishibashi, Hiroshi Ohta, Hidekazu Saeki, Takashi Okuhata, Syotaro Ono
-
Patent number: 9312331Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type provided in the first semiconductor region, an element region, and a termination region. The element region includes a third semiconductor region of the second conductivity type, a fourth semiconductor region of the first conductivity type, and a gate electrode disposed on a gate insulating layer that extends adjacent the third semiconductor region and the fourth semiconductor region. The termination region surrounds the element region and includes a first electrode, which includes first portions extending in a first direction and second portions extending in a second direction. A plurality of first electrodes are provided on the first semiconductor region and the second semiconductor region. An interval between adjacent first portions in the second direction is less than an interval between adjacent second portions in the first direction.Type: GrantFiled: March 3, 2015Date of Patent: April 12, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masaru Izumisawa
-
Publication number: 20160079351Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type provided in the first semiconductor region, an element region, and a termination region. The element region includes a third semiconductor region of the second conductivity type, a fourth semiconductor region of the first conductivity type, and a gate electrode disposed on a gate insulating layer that extends adjacent the third semiconductor region and the fourth semiconductor region. The termination region surrounds the element region and includes a first electrode, which includes first portions extending in a first direction and second portions extending in a second direction. A plurality of first electrodes are provided on the first semiconductor region and the second semiconductor region. An interval between adjacent first portions in the second direction is less than an interval between adjacent second portions in the first direction.Type: ApplicationFiled: March 3, 2015Publication date: March 17, 2016Inventors: Hiroaki YAMASHITA, Syotaro ONO, Hideyuki URA, Masaru IZUMISAWA
-
Publication number: 20160079350Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, an element region, a terminal region, and a second electrode. The element region includes a second semiconductor region of a second conductivity type, a third semiconductor region of the second conductivity type, a fourth semiconductor region of the first conductivity type, a gate electrode, and a first electrode. The terminal region includes a fifth semiconductor region of the second conductivity type, and a sixth semiconductor region of the second conductivity type. The terminal region surrounds the element region. The fifth semiconductor region is provided within the first semiconductor region. A plurality of the fifth semiconductor regions are provided along a second direction. The sixth semiconductor region is provided between the first semiconductor region and the fifth semiconductor region. A dopant of the sixth semiconductor region is higher than a dopant concentration of the fifth semiconductor region.Type: ApplicationFiled: February 17, 2015Publication date: March 17, 2016Inventors: Hiroshi OHTA, Masaru IZUMISAWA, Syotaro ONO, Hiroaki YAMASHITA, Takashi OKUHATA
-
Publication number: 20150380545Abstract: A power semiconductor device includes a first semiconductor layer of a first conductivity type, a second semiconductor layer of the first conductivity type having an effective impurity concentration that is less than an effective impurity concentration of the first semiconductor layer arranged on the first semiconductor layer, a third semiconductor layer of a second conductivity type arranged on the second semiconductor layer, and a gate electrode formed in the first second semiconductor layer and the third semiconductor layer, wherein at least two regions are formed in the power semiconductor device, and a threshold voltage of the first region is different from a threshold voltage of the second region.Type: ApplicationFiled: September 10, 2015Publication date: December 31, 2015Inventors: Hiroaki YAMASHITA, Masaru IZUMISAWA, Syotaro ONO, Hiroshi OHTA
-
Patent number: 9142627Abstract: A semiconductor device includes a first layer of a first conductivity type between a first and a second electrode. A second layer of the first conductivity type is between the first layer and the second electrode. A pair of third layers of a second conductivity type has a first portion in the first layer and a second portion contacting the second layer. A fourth layer is between the second layer and the second electrode and between the third layers and the second electrode. A fifth layer is between the fourth layer and the second electrode. A third electrode is adjacent to the second layer via a first insulating film. A fourth electrode is between the second electrode and the third electrode and adjacent to the fourth semiconductor layer via a second insulating film. The second insulating film is thinner than the first insulating film.Type: GrantFiled: August 29, 2014Date of Patent: September 22, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Masaru Izumisawa, Hideyuki Ura, Hiroaki Yamashita
-
Publication number: 20150200248Abstract: A semiconductor device includes a first layer of a first conductivity type between a first and a second electrode. A second layer of the first conductivity type is between the first layer and the second electrode. A pair of third layers of a second conductivity type has a first portion in the first layer and a second portion contacting the second layer. A fourth layer is between the second layer and the second electrode and between the third layers and the second electrode. A fifth layer is between the fourth layer and the second electrode. A third electrode is adjacent to the second layer via a first insulating film. A fourth electrode is between the second electrode and the third electrode and adjacent to the fourth semiconductor layer via a second insulating film. The second insulating film is thinner than the first insulating film.Type: ApplicationFiled: August 29, 2014Publication date: July 16, 2015Inventors: Syotaro ONO, Masaru IZUMISAWA, Hideyuki URA, Hiroaki YAMASHITA
-
Patent number: 9041101Abstract: A power semiconductor device according to an embodiment includes an element portion in which MOSFET elements are provided and a termination portion provided around the element portion, and has pillar layers provided respectively in parallel to each other in a semiconductor substrate. The device includes a first trench and a first insulation film. The first trench is provided between end portions of the pillar layers, in the semiconductor substrate at the termination portion exposed from a source electrode of the MOSFET elements. The first insulation film is provided on a side surface and a bottom surface of the first trench.Type: GrantFiled: March 10, 2014Date of Patent: May 26, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Masaru Izumisawa, Hiroshi Ohta, Hiroaki Yamashita
-
Publication number: 20150014826Abstract: According to one embodiment, a semiconductor device includes a second electrode opposite to a first electrode, a first semiconductor layer provided above the first electrode, the first semiconductor layer having first semiconductor regions of a first conductivity type alternating with second semiconductor regions of a second conductivity type in a direction generally parallel to the first electrode A second semiconductor layer of the second conductivity type is provided on the first semiconductor layer Third extend into the first semiconductor layer from the second semiconductor layer. At least one first semiconductor region includes a first portion containing hydrogen ions and a second portion between the first portion and the second semiconductor layer that has a dopant concentration lower than that of the first portion.Type: ApplicationFiled: February 24, 2014Publication date: January 15, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hideyuki URA, Hiroaki YAMASHITA, Syotaro ONO, Masaru IZUMISAWA
-
Patent number: 8907420Abstract: A power semiconductor device includes: a first semiconductor layer of a first conductivity type; a second semiconductor layer of the first conductivity type and a third semiconductor layer of a second conductivity type formed on the first semiconductor layer and alternately arranged along at least one direction parallel to a surface of the first semiconductor layer; a first main electrode; a fourth semiconductor layer of the second conductivity type selectively formed in a surface of the second semiconductor layer and a surface of the third semiconductor layer; a fifth semiconductor layer of the first conductivity type selectively formed in a surface of the fourth semiconductor layer; a second main electrode; and a control electrode. At least one of the second and the third semiconductor layers has a dopant concentration profile along the one direction, the dopant concentration profile having a local minimum at a position except both ends thereof.Type: GrantFiled: May 27, 2010Date of Patent: December 9, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Wataru Saito, Syotaro Ono, Masakatsu Takashita, Yasuto Sumi, Masaru Izumisawa, Hiroshi Ohta
-
Publication number: 20140284756Abstract: A semiconductor device includes a superjunction structure. The influence of external charge on device performance is suppressed using a shield electrode, field plate electrodes, and cover electrodes in various configurations. Optional embodiments include placing an interconnection film between certain electrodes and the upper surface of the superjunction structure. Cover electrodes may also be connected to various potentials to limit the effects of external charge on device performance.Type: ApplicationFiled: May 7, 2014Publication date: September 25, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Syotaro ONO, Masaru IZUMISAWA, Hiroshi OHTA, Hiroaki YAMASHITA
-
Publication number: 20140191310Abstract: A power semiconductor device according to an embodiment includes an element portion in which MOSFET elements are provided and a termination portion provided around the element portion, and has pillar layers provided respectively in parallel to each other in a semiconductor substrate. The device includes a first trench and a first insulation film. The first trench is provided between end portions of the pillar layers, in the semiconductor substrate at the termination portion exposed from a source electrode of the MOSFET elements. The first insulation film is provided on a side surface and a bottom surface of the first trench.Type: ApplicationFiled: March 10, 2014Publication date: July 10, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Syotaro ONO, Masaru IZUMISAWA, Hiroshi OHTA, Hiroaki YAMASHITA
-
Patent number: 8759938Abstract: A semiconductor device includes a superjunction structure. The influence of external charge on device performance is suppressed using a shield electrode, field plate electrodes, and cover electrodes in various configurations. Optional embodiments include placing an interconnection film between certain electrodes and the upper surface of the superjunction structure. Cover electrodes may also be connected to various potentials to limit the effects of external charge on device performance.Type: GrantFiled: November 26, 2012Date of Patent: June 24, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Masaru Izumisawa, Hiroshi Ohta, Hiroaki Yamashita
-
Patent number: 8716789Abstract: A power semiconductor device according to an embodiment includes an element portion in which MOSFET elements are provided and a termination portion provided around the element portion, and has pillar layers provided respectively in parallel to each other in a semiconductor substrate. The device includes a first trench and a first insulation film. The first trench is provided between end portions of the pillar layers, in the semiconductor substrate at the termination portion exposed from a source electrode of the MOSFET elements. The first insulation film is provided on a side surface and a bottom surface of the first trench.Type: GrantFiled: September 11, 2012Date of Patent: May 6, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Masaru Izumisawa, Hiroshi Ohta, Hiroaki Yamashita
-
Publication number: 20140077254Abstract: A semiconductor device includes an element region and an end region, the element region having a semiconductor element formed therein, and the end region surrounding the element region. The semiconductor device includes a semiconductor substrate, a trench, an insulating layer, and a field plate conductive layer. The trench is formed in the semiconductor substrate so as to surround the element region in the end region. The field plate conductive layer is formed in the trench via the insulating layer.Type: ApplicationFiled: February 28, 2013Publication date: March 20, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masaru IZUMISAWA, Syotaro ONO, Hiroshi OHTA, Hiroaki YAMASHITA
-
Publication number: 20130341751Abstract: A semiconductor device includes a superjunction structure. The influence of external charge on device performance is suppressed using a shield electrode, field plate electrodes, and cover electrodes in various configurations. Optional embodiments include placing an interconnection film between certain electrodes and the upper surface of the superjunction structure. Cover electrodes may also be connected to various potentials to limit the effects of external charge on device performance.Type: ApplicationFiled: November 26, 2012Publication date: December 26, 2013Inventors: Syotaro ONO, Masaru Izumisawa, Hiroshi Ohta, Hiroaki Yamashita
-
Publication number: 20130334597Abstract: A power semiconductor device includes a first semiconductor layer of a first conductivity type, a second semiconductor layer of the first conductivity type having an effective impurity concentration that is less than an effective impurity concentration of the first semiconductor layer arranged on the first semiconductor layer, a third semiconductor layer of a second conductivity type arranged on the second semiconductor layer, and a gate electrode formed in the first second semiconductor layer and the third semiconductor layer, wherein at least two regions are formed in the power semiconductor device, and a threshold voltage of the first region is different from a threshold voltage of the second region.Type: ApplicationFiled: December 19, 2012Publication date: December 19, 2013Inventors: Hiroaki Yamashita, Masaru Izumisawa, Syotaro Ono, Hiroshi Ohta
-
Patent number: RE47641Abstract: A semiconductor device includes a first-conductivity-type semiconductor layer which includes a cell region portion and a junction terminating region portion. The junction terminating region portion is a region portion which is positioned in an outer periphery of the cell region portion to maintain a breakdown voltage by extending a depletion layer to attenuate an electric field.Type: GrantFiled: August 26, 2016Date of Patent: October 8, 2019Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Masakazu Yamaguchi, Wataru Saito, Ichiro Omura, Masaru Izumisawa