Patents by Inventor Masumi Saitoh
Masumi Saitoh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8999801Abstract: A semiconductor device according to an embodiment includes: a polycrystalline semiconductor layer formed on an insulating film, the polycrystalline semiconductor layer including a first region and second and third regions each having a greater width than the first region, one of the second and third regions being connected to the first region; a gate insulating film formed at least on side faces of the first region of the polycrystalline semiconductor layer; a gate electrode formed on the gate insulating film; and gate sidewalls made of an insulating material, the gate sidewalls being formed on side faces of the gate electrode on sides of the second and third regions. Content of an impurity per unit volume in the first region is larger than content of the impurity per unit volume in the second and third regions.Type: GrantFiled: September 19, 2011Date of Patent: April 7, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Kensuke Ota, Masumi Saitoh, Toshinori Numata
-
Patent number: 8994087Abstract: According to one embodiment, a semiconductor device includes a substrate and a first transistor. The substrate has a major surface. The first transistor is provided on the major surface. The first transistor includes a first stacked body, first and second conductive sections, a first gate electrode, and a first gate insulating film. The first stacked body includes first semiconductor layers and first insulating layers alternately stacked. The first semiconductor layers have a side surface. The first conductive section is electrically connected to one of the first semiconductor layers. The second conductive section is apart from the first conductive section and electrically connected to the one of the first semiconductor layers. The first gate electrode is provided between the first and second conductive sections and opposed to the side surface. The first gate insulating film is provided between the first gate electrode and the first semiconductor layers.Type: GrantFiled: January 10, 2013Date of Patent: March 31, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Masumi Saitoh, Toshinori Numata, Kiwamu Sakuma, Haruka Kusai
-
Publication number: 20150076439Abstract: According to one embodiment, a memory device includes a first electrode, a second electrode and a variable resistance layer. The second electrode includes a metal. The metal is more easily ionizable than a material of the first electrode. The variable resistance layer is disposed between the first electrode and the second electrode. The variable resistance layer includes a first layer and a second layer. The first layer has a relatively high crystallization rate. The second layer contacts the first layer. The second layer has a relatively low crystallization rate. The first layer and the second layer are stacked along a direction connecting the first electrode and the second electrode.Type: ApplicationFiled: July 30, 2014Publication date: March 19, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Masumi SAITOH, Takayuki ISHIKAWA, Shosuke FUJII, Hidenori MIYAGAWA, Chika TANAKA, Ichiro MIZUSHIMA
-
Patent number: 8932915Abstract: A semiconductor device manufacturing method of an embodiment includes the steps of: forming a first insulating layer on a semiconductor substrate; forming on the first insulating layer an amorphous or polycrystalline semiconductor layer having a narrow portion; forming on the semiconductor layer a second insulating layer having a thermal expansion coefficient larger than that of the semiconductor layer; performing thermal treatment; removing the second insulating layer; forming a gate insulating film on the side faces of the narrow portion; forming a gate electrode on the gate insulating film; and forming a source-drain region in the semiconductor layer.Type: GrantFiled: April 7, 2011Date of Patent: January 13, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Masumi Saitoh, Toshinori Numata, Yukio Nakabayashi
-
Patent number: 8907406Abstract: A semiconductor device according to embodiments includes a semiconductor substrate, a buried insulating layer which is formed on the semiconductor substrate, a semiconductor layer which is formed on the buried insulating layer and includes a narrow portion and two wide portions which are larger than the narrow portion in width and are respectively connected to one end and the other end of the narrow portion, a gate insulating film which is formed on a side surface of the narrow portion, and a gate electrode formed on the gate insulating film. The impurity concentration of the semiconductor substrate directly below the narrow portion is higher than the impurity concentration of the narrow portion, and the impurity concentration of the semiconductor substrate directly below the narrow portion is higher than the impurity concentration of the semiconductor substrate directly below the wide portion.Type: GrantFiled: December 28, 2012Date of Patent: December 9, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kensuke Ota, Toshinori Numata, Masumi Saitoh, Chika Tanaka, Yusuke Higashi
-
Publication number: 20140284535Abstract: A memory device according to an embodiment, includes a substrate, two or more resistance change memory cells stacked on the substrate, two or more transistors stacked on the substrate, and two or more wirings stacked on the substrate. One of the memory cells and one of the transistors are connected to each other via one of the wirings.Type: ApplicationFiled: July 24, 2013Publication date: September 25, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Masumi Saitoh, Takayuki Ishikawa, Shosuke Fujii, Kiyohito Nishihara
-
Publication number: 20140284543Abstract: A resistance random access memory device according to an embodiment includes a first electrode, a second electrode, and a variable resistance portion placed between the first electrode and the second electrode. The variable resistance portion includes a first insulating layer, a second insulating layer, and a crystal layer that is placed between the first insulating layer and the second insulating layer, has a higher resistivity than the first electrode, and is crystalline.Type: ApplicationFiled: September 10, 2013Publication date: September 25, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Takayuki Ishikawa, Shosuke Fujii, Hidenori Miyagawa, Hiroki Tanaka, Masumi Saitoh
-
Publication number: 20140138690Abstract: A semiconductor device according to an embodiment includes: first and second semiconductor regions each having a protruded shape provided on a substrate, the first semiconductor region including a first source, a first drain, and a first channel provided between the first source and the first drain and extending in a first direction from the first source to the first drain, the first channel having a first width in a second direction perpendicular to the first direction, and the second semiconductor region including a second source, a second drain, and a second channel provided between the second source and the second drain and extending in a third direction from the second source to the second drain, the second channel having a second width in a fourth direction perpendicular to the third direction that is wider than the first width of the first channel.Type: ApplicationFiled: November 19, 2013Publication date: May 22, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kensuke OTA, Masumi Saitoh, Toshinori Numata, Chika Tanaka, Satoshi Inada
-
Publication number: 20140131811Abstract: A semiconductor device of an embodiment includes: a first transistor having a first source region and a first drain region arranged in a first protruded semiconductor region, a first channel region having a first corner portion in its upper portion in a section perpendicular to a first direction, the first corner portion having a first radius of curvature; a second transistor having a second source region and a second drain region arranged in a second protruded semiconductor region, and a second channel region having a second corner portion in its upper portion in a section that is perpendicular to a second direction, the second corner portion having a second radius of curvature greater than the first radius of curvature.Type: ApplicationFiled: November 6, 2013Publication date: May 15, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masumi SAITOH, Kensuke OTA, Toshinori NUMATA, Chika TANAKA, Shinichi YASUDA, Kosuke TATSUMURA, Koichiro ZAITSU
-
Publication number: 20140117366Abstract: According to an embodiment, a semiconductor device includes an underlying layer and a plurality of transistors. The underlying layer includes a first region and a second region provided adjacently to the first region. The transistors are arranged in a plane parallel to an upper surface of the underlying layer. Each transistor includes a channel allowing a current to flow in a first direction intersecting the plane. The plurality of transistors includes a first transistor provided on the first region and a second transistor provided on the second region, a first channel of the first transistor having a first crystal orientation, and a second channel of the second transistor having a second crystal orientation different from the first crystal orientation.Type: ApplicationFiled: September 13, 2013Publication date: May 1, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masumi SAITOH
-
Patent number: 8710485Abstract: According to one embodiment, a semiconductor device includes a fin type stacked layer structure which has first to third semiconductor layers, and first to third layer select transistors to select one of the first to third semiconductor layers. The second layer select transistor is normally on in the second semiconductor layer, and is controlled to be on or off in the first and third semiconductor layers. A channel region of the second semiconductor layer which is covered with a gate electrode of the second layer select transistor has a metal silicide.Type: GrantFiled: April 27, 2012Date of Patent: April 29, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masumi Saitoh, Toshinori Numata, Kiwamu Sakuma, Haruka Kusai, Takayuki Ishikawa
-
Publication number: 20130299907Abstract: A semiconductor device of an embodiment includes: an insulating film including: a first region extending in a first direction; second and third regions arranged at a distance from each other; and fourth and fifth regions each having a concave shape, the fourth and fifth regions each having a smaller film thickness than a film thickness of each of the first through third regions; a semiconductor layer formed in a direction from the fourth region toward the fifth region, the semiconductor layer having a smaller width than a width of each of source and drain regions, the semiconductor layer being connected to the source and drain regions; a gate electrode placed on the opposite side of a gate insulating film from the semiconductor layer on the first region; and a gate sidewall formed on a side face of the gate electrode.Type: ApplicationFiled: July 11, 2013Publication date: November 14, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Kensuke Ota, Toshinori Numata, Masumi Saitoh, Chika Tanaka
-
Publication number: 20130240828Abstract: A semiconductor device according to embodiments includes a semiconductor substrate, a buried insulating layer which is formed on the semiconductor substrate, a semiconductor layer which is formed on the buried insulating layer and includes a narrow portion and two wide portions which are larger than the narrow portion in width and are respectively connected to one end and the other end of the narrow portion, a gate insulating film which is formed on a side surface of the narrow portion, and a gate electrode formed on the gate insulating film. The impurity concentration of the semiconductor substrate directly below the narrow portion is higher than the impurity concentration of the narrow portion, and the impurity concentration of the semiconductor substrate directly below the narrow portion is higher than the impurity concentration of the semiconductor substrate directly below the wide portion.Type: ApplicationFiled: December 28, 2012Publication date: September 19, 2013Inventors: Kensuke OTA, Toshinori NUMATA, Masumi SAITOH, Chika TANAKA, Yusuke HIGASHI
-
Patent number: 8518769Abstract: A semiconductor device of an embodiment includes: an insulating film including: a first region extending in a first direction; second and third regions arranged at a distance from each other; and fourth and fifth regions each having a concave shape, the fourth and fifth regions each having a smaller film thickness than a film thickness of each of the first through third regions; a semiconductor layer formed in a direction from the fourth region toward the fifth region, the semiconductor layer having a smaller width than a width of each of source and drain regions, the semiconductor layer being connected to the source and drain regions; a gate electrode placed on the opposite side of a gate insulating film from the semiconductor layer on the first region; and a gate sidewall formed on a side face of the gate electrode.Type: GrantFiled: March 8, 2012Date of Patent: August 27, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kensuke Ota, Toshinori Numata, Masumi Saitoh, Chika Tanaka
-
Patent number: 8492219Abstract: In a semiconductor device manufacturing method, a first semiconductor region which includes a narrow portion and a wide portion is formed in an upper portion of a semiconductor substrate, a gate insulating film is formed on at least side surfaces of the narrow portion, a gate electrode is formed on the gate insulating film, a mask pattern that covers the wide portion is formed, ion implantation of an impurity is performed with the mask pattern as a mask to form an extension impurity region in the narrow portion, the mask pattern is removed, a heat treatment is performed to activate the impurity, a gate sidewall is formed on a side surface of the gate electrode, epitaxial growth of a semiconductor film is performed on the narrow portion and the wide portion after the formation of the gate sidewall, and source-drain regions is formed on both sides of the gate electrode.Type: GrantFiled: June 4, 2012Date of Patent: July 23, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Masumi Saitoh, Toshinori Numata, Yukio Nakabayashi
-
Publication number: 20130175490Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a fin-type stacked layer structure having memory cells, and a beam connected to an end portion of the structure. Each of the structure and the beam includes semiconductor layers stacked in a perpendicular direction. The beam includes a contact portion provided at one end of the beam, and a low resistance portion provided between the contact portion and the end portion of the structure.Type: ApplicationFiled: July 12, 2012Publication date: July 11, 2013Inventors: Haruka KUSAI, Kiwamu Sakuma, Shosuke Fujii, Masumi Saitoh, Masahiro Kiyotoshi
-
Patent number: 8467241Abstract: In a semiconductor layer, information is written by applying a first potential to a first electrode, applying a second potential that is lower than the first potential to all of back gate electrodes, applying a third potential that is higher than the first potential to the first to (i?1)th front gate electrodes, and applying a fourth potential that is between the second and third potentials to the ith and subsequent front gate electrodes, where āiā is a positive integer and identifies a specific location to which information is to be written.Type: GrantFiled: September 28, 2011Date of Patent: June 18, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Jun Fujiki, Kiwamu Sakuma, Naoki Yasuda, Yukio Nakabayashi, Masumi Saitoh
-
Patent number: 8399926Abstract: A FinFET and nanowire transistor with strain direction optimized in accordance with the sideface orientation and carrier polarity and an SMT-introduced manufacturing method for achieving the same are provided. A semiconductor device includes a pMISFET having a semiconductor substrate, a rectangular solid-shaped semiconductor layer formed at upper part of the substrate to have a top surface parallel to a principal plane of the substrate and a sideface with a (100) plane perpendicular to the substrate's principal plane, a channel region formed in the rectangular semiconductor layer, a gate insulating film formed at least on the sideface of the rectangular layer, a gate electrode on the gate insulator film, and source/drain regions formed in the rectangular semiconductor layer to interpose the channel region therebetween. The channel region is applied a compressive strain in the perpendicular direction to the substrate principal plane. A manufacturing method of the device is also disclosed.Type: GrantFiled: October 27, 2011Date of Patent: March 19, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Masumi Saitoh, Ken Uchida
-
Publication number: 20120299100Abstract: A semiconductor device of an embodiment includes: an insulating film including: a first region extending in a first direction; second and third regions arranged at a distance from each other; and fourth and fifth regions each having a concave shape, the fourth and fifth regions each having a smaller film thickness than a film thickness of each of the first through third regions; a semiconductor layer formed in a direction from the fourth region toward the fifth region, the semiconductor layer having a smaller width than a width of each of source and drain regions, the semiconductor layer being connected to the source and drain regions; a gate electrode placed on the opposite side of a gate insulating film from the semiconductor layer on the first region; and a gate sidewall formed on a side face of the gate electrode.Type: ApplicationFiled: March 8, 2012Publication date: November 29, 2012Inventors: Kensuke OTA, Toshinori NUMATA, Masumi SAITOH, Chika TANAKA
-
Publication number: 20120282743Abstract: In a semiconductor device manufacturing method, a first semiconductor region which includes a narrow portion and a wide portion is formed in an upper portion of a semiconductor substrate, a gate insulating film is formed on at least side surfaces of the narrow portion, a gate electrode is formed on the gate insulating film, a mask pattern that covers the wide portion is formed, ion implantation of an impurity is performed with the mask pattern as a mask to form an extension impurity region in the narrow portion, the mask pattern is removed, a heat treatment is performed to activate the impurity, a gate sidewall is formed on a side surface of the gate electrode, epitaxial growth of a semiconductor film is performed on the narrow portion and the wide portion after the formation of the gate sidewall, and source-drain regions is formed on both sides of the gate electrode.Type: ApplicationFiled: June 4, 2012Publication date: November 8, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masumi SAITOH, Toshinori Numata, Yukio Nakabayashi