Patents by Inventor Matthew S. Buynoski
Matthew S. Buynoski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8368219Abstract: A buried local interconnect and method of forming the same counterdopes a region of a doped substrate to form a counterdoped isolation region. A hardmask is formed and patterned on the doped substrate, with a recess being etched through the patterned hardmask into the counterdoped region. Dielectric spacers are formed on the sidewalls of the recess, with a portion of the bottom of the recess being exposed. A metal is then deposited in the recess and reacted to form silicide at the bottom of the recess. The recess is filled with fill material, which is polished. The hardmask is then removed to form a silicide buried local interconnect.Type: GrantFiled: October 26, 2011Date of Patent: February 5, 2013Assignees: Advanced Micro Devices, Inc., Spansion LLCInventors: Arvind Halliyal, Zoran Krivokapic, Matthew S. Buynoski, Nicholas H. Tripsas, Minh Van Ngo, Mark T. Ramsbey, Jeffrey A. Shields, Jusuke Ogura
-
Publication number: 20120038051Abstract: A buried local interconnect and method of forming the same counterdopes a region of a doped substrate to form a counterdoped isolation region. A hardmask is formed and patterned on the doped substrate, with a recess being etched through the patterned hardmask into the counterdoped region. Dielectric spacers are formed on the sidewalls of the recess, with a portion of the bottom of the recess being exposed. A metal is then deposited in the recess and reacted to form silicide at the bottom of the recess. The recess is filled with fill material, which is polished. The hardmask is then removed to form a silicide buried local interconnect.Type: ApplicationFiled: October 26, 2011Publication date: February 16, 2012Applicants: SPANSION LLC, ADVANCED MICRO DEVICES, INC.Inventors: Arvind Halliyal, Zoran Krivokapic, Matthew S. Buynoski, Nicholas H. Tripsas, Minh Van Ngo, Mark T. Ramsbey, Jeffery A. Shields, Jusuke Ogura
-
Patent number: 8049334Abstract: A buried local interconnect and method of forming the same counterdopes a region of a doped substrate to form a counterdoped isolation region. A hardmask is formed and patterned on the doped substrate, with a recess being etched through the patterned hardmask into the counterdoped region. Dielectric spacers are formed on the sidewalls of the recess, with a portion of the bottom of the recess being exposed. A metal is then deposited in the recess and reacted to form silicide at the bottom of the recess. The recess is filled with fill material, which is polished. The hardmask is then removed to form a silicide buried local interconnect.Type: GrantFiled: July 26, 2010Date of Patent: November 1, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Arvind Halliyal, Zoran Krivokapic, Matthew S. Buynoski, Nicholas H. Tripsas, Minh Van Ngo, Mark T. Ramsbey, Jeffrey A. Shields, Jusuke Ogura
-
Patent number: 8044387Abstract: Disclosed are semiconductor memory devices containing a plastic substrate and at least one active device supported by the plastic substrate, the active device containing an organic semiconductor material. The semiconductor memory devices containing a plastic substrate may further contain a polymer dielectric and/or a conductive polymer.Type: GrantFiled: July 7, 2004Date of Patent: October 25, 2011Assignee: Spansion LLCInventors: Matthew S. Buynoski, Uzodinma Okoroanyanwu, Suzette K. Pangrle, Nicholas H. Tripsas
-
Patent number: 8012673Abstract: Disclosed are organic semiconductor devices containing a copolymer layer that contains a polymer dielectric and a semiconducting polymer formed using actinic radiation. As initially formed, the copolymer layer has dielectric properties, but portions may selectively rendered conductive after those portions are exposed to actinic radiation. Also disclosed are methods of making the organic semiconductor devices. Such devices are characterized by light weight and robust reliability.Type: GrantFiled: March 1, 2005Date of Patent: September 6, 2011Assignee: Spansion LLCInventors: Suzette K. Pangrle, Matthew S. Buynoski, Nicholas H. Tripsas, Uzodinma Okoroanyanwu
-
Patent number: 7786003Abstract: A buried local interconnect and method of forming the same counterdopes a region of a doped substrate to form a counterdoped isolation region. A hardmask is formed and patterned on the doped substrate, with a recess being etched through the patterned hardmask into the counterdoped region. Dielectric spacers are formed on the sidewalls of the recess, with a portion of the bottom of the recess being exposed. A metal is then deposited in the recess and reacted to form silicide at the bottom of the recess. The recess is filled with fill material, which is polished. The hardmask is then removed to form a silicide buried local interconnect.Type: GrantFiled: May 25, 2005Date of Patent: August 31, 2010Assignees: Advanced Micro Devices, Inc., Spansion LLCInventors: Arvind Halliyal, Zoran Krivokapic, Matthew S. Buynoski, Nicholas H. Tripsas, Minh Van Ngo, Mark T. Ramsbey, Jeffery A. Shields, Jusuke Ogura
-
Patent number: 7679134Abstract: A semiconductor device includes a group of fin structures. The group of fin structures includes a conductive material and is formed by growing the conductive material in an opening of an oxide layer. The semiconductor device further includes a source region formed at one end of the group of fin structures, a drain region formed at an opposite end of the group of fin structures, and at least one gate.Type: GrantFiled: January 12, 2004Date of Patent: March 16, 2010Assignee: GlobalfoundriesInventors: Matthew S. Buynoski, Judy Xilin An, Haihong Wang, Bin Yu
-
Patent number: 7432557Abstract: A method for forming one or more FinFET devices includes forming a source region and a drain region in an oxide layer, where the oxide layer is disposed on a substrate, and etching the oxide layer between the source region and the drain region to form a group of oxide walls and channels for a first device. The method further includes depositing a connector material over the oxide walls and channels for the first device, forming a gate mask for the first device, removing the connector material from the channels, depositing channel material in the channels for the first device, forming a gate dielectric for first device over the channels, depositing a gate material over the gate dielectric for the first device, and patterning and etching the gate material to form at least one gate electrode for the first device.Type: GrantFiled: January 13, 2004Date of Patent: October 7, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Judy Xilin An, Bin Yu
-
Patent number: 7105421Abstract: A field effect transistor (FET) is formed on a silicon on insulator (SOI) substrate in the thin silicon layer above the insulating buried oxide layer. The channel region is lightly doped with a first impurity to increase free carrier conductivity of a first type. The source region and the drain region are heavily dopes with the first impurity. A gate and a back gate are positioned along the side of the channel region and extending from the source region and is implanted with a second semiconductor with an energy gap greater than silicon and is implanted with an impurity to increase free carrier flow of a second type.Type: GrantFiled: April 29, 2004Date of Patent: September 12, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Matthew S. Buynoski
-
Patent number: 7067349Abstract: Methods and systems for improving at least one of carrier ion/charge mobility, distribution and permeability in a semiconducting polymer layer of a microelectronic device are disclosed. The methods include forming a semiconducting polymer layer containing at least one semiconducting polymer with one or more ion-complexing side-chain groups. The methods provide for the manufacture of microelectronic devices with one or more of improved carrier ion/charge mobility, distribution and permeability.Type: GrantFiled: October 19, 2004Date of Patent: June 27, 2006Assignee: Spansion LLCInventors: Matthew S. Buynoski, Richard P. Kingsborough
-
Patent number: 7029958Abstract: A method for forming a metal-oxide semiconductor field-effect transistor (MOSFET) includes patterning a fin area, a source region, and a drain region on a substrate, forming a fin in the fin area, and forming a mask in the fin area. The method further includes etching the mask to expose a channel area of the MOSFET, etching the fin to thin a width of the fin in the channel area, forming a gate over the fin, and forming contacts to the gate, the source region, and the drain region.Type: GrantFiled: November 4, 2003Date of Patent: April 18, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Cyrus E. Tabery, Shibly S. Ahmed, Matthew S. Buynoski, Srikanteswara Dakshina-Murthy, Zoran Krivokapic, Haihong Wang, Chih-Yuh Yang, Bin Yu
-
Patent number: 6992004Abstract: A method for manufacturing an integrated circuit having improved electromigration characteristics includes forming an aperture in an interlevel dielectric layer and providing a barrier layer in the aperture. The aperture is filled with a metal material and a barrier layer is provided above the metal material. An intermetallic region can be formed at an interface of the metal material and the barrier layer. The intermetallic material can be formed by implantation of species.Type: GrantFiled: July 31, 2002Date of Patent: January 31, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Matthew S. Buynoski, Minh Q. Tran, Pin-Chin Connie Wang, Lu You, Sergey D. Lopatin, Jeremias D. Romero
-
Patent number: 6979642Abstract: A method of forming a conductive structure such as a copper conductive structure, line, or via is optimized for large grain growth and distribution of alloy elements. The alloy elements can reduce electromigration problems associated with the conductive structure. The conductive structure is self-annealed or first annealed in a low temperature process over a longer period of time. Another anneal is utilized to distribute alloy elements.Type: GrantFiled: July 28, 2003Date of Patent: December 27, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Connie Pin-Chin Wang, Paul R. Besser, Minh Q. Tran
-
Patent number: 6977389Abstract: The present invention provides a planar polymer memory device that can operate as a non-volatile memory device. A planar polymer memory device can be formed with two or more electrodes and an electrode extension associated with one electrode, wherein a selectively conductive medium and dielectric separate the electrodes. The method for forming a planar polymer memory device comprises at least one of forming a first electrode with an associated plug, forming a second electrode, forming a passive layer over the extension, depositing an organic polymer and patterning the organic polymer. The method affords integration of a planar polymer memory device into a semiconductor fabrication process. A thin film diode (TFD) can further be employed with a planar polymer memory device to facilitate programming. The TFD can be formed between the first electrode and the selectively conductive medium or the second electrode and the selectively conductive medium.Type: GrantFiled: June 2, 2003Date of Patent: December 20, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Nicholas H. Tripsas, Matthew S. Buynoski, Uzodinma Okoroanyanwu, Suzette K. Pangrle
-
Patent number: 6916696Abstract: A method for manufacturing the memory device by plasma decomposition of sulfur dioxide. A first copper electrode having a surface is provided. The surface of the first copper electrode may be made amorphous. A copper sulfide layer, CuxS, where 1?x?2, is disposed on the copper surface by decomposing sulfur dioxide in an ambient containing excess hydrogen. The copper sulfide layer may be is cuprous sulfide or cupric sulfide. A second copper electrode is coupled to the copper sulfide layer.Type: GrantFiled: November 20, 2003Date of Patent: July 12, 2005Assignee: Advanced Micro Devices, Inc.Inventor: Matthew S. Buynoski
-
Patent number: 6893895Abstract: Disclosed are methods of making memory cells and semiconductor devices containing the memory cells. The methods involve passivating a portion of a copper containing electrode to form a copper sulfide layer in an electrochemical cell by applying a current through a passivation solution containing a sulfide compound. Such devices containing the memory cells are characterized by light weight and robust reliability.Type: GrantFiled: July 7, 2004Date of Patent: May 17, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Uzodinma Okoroanyanwu, Sergey D. Lopatin, Matthew S. Buynoski
-
Patent number: 6872644Abstract: A semiconductor device includes source and drain contact regions which include a non-compounded combination of a semiconductor material and at least one metal. The metal may include an elemental metal, such as gold or aluminum, or may include an intermetallic. The contact regions may be formed by depositing a limited amount of the at least one metal on a source and a drain of the device, and annealing the device to induce diffusion of the at least one metal into the source and drain. The annealing time and temperature may be selected to limit diffusion of the at least one metal.Type: GrantFiled: April 19, 2002Date of Patent: March 29, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Witold P. Maszara
-
Patent number: 6861349Abstract: A method of fabricating an integrated circuit can include forming a barrier material layer along lateral side walls and a bottom of a via aperture which is configured to receive a via material that electrically connects a first conductive layer and a second conductive layer, implanting a first alloy element into an interfacial layer over the barrier material layer, depositing an alloy layer over the interfacial layer. The implanted first alloy element is reactive with the barrier material layer to increase resistance to copper diffusion.Type: GrantFiled: May 15, 2002Date of Patent: March 1, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Sergey D. Lopatin, Paul R. Besser, Matthew S. Buynoski, Pin-Chin Connie Wang
-
Patent number: 6852586Abstract: The present invention provides a selectively conductive organic semiconductor (e.g., polymer) device that can be utilized as a memory cell. A polymer solution including a conducting polymer self assembles relative to a conductive electrode. The process affords self-assembly such that a shortest conductive path can be achieved. The method includes depositing a concentrated solution of conducting polymer on a conductive surface, applying heat and optionally a vacuum, and permitting the conducting polymer to self-assemble into an organic semiconductor. The organic semiconductor can be employed within single and multi-cell memory devices by forming a structure with two or more electrodes while employing the organic semiconductor along with a passive device between the electrodes. A partitioning component can be integrated with the memory device to facilitate programming and stacking of additional memory cells on top of or in association with previously formed cells.Type: GrantFiled: October 1, 2003Date of Patent: February 8, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Suzette K. Pangrle, Uzodinma Okoroanyanwu, Nicholas H. Tripsas
-
Patent number: 6835655Abstract: A method of implanting copper barrier material to improve electrical performance in an integrated circuit fabrication process can include providing a copper layer over an integrated circuit substrate, providing a barrier material at a bottom and sides of a via positioned over the copper layer to form a barrier material layer separating the via from the copper layer, implanting a metal species into the barrier material layer, and providing a conductive layer over the via such that the via electrically connects the conductive layer to the copper layer. The implanted metal species can make the barrier material layer more resistant to copper diffusion from the copper layer.Type: GrantFiled: November 26, 2001Date of Patent: December 28, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Matthew S. Buynoski, Sergey D. Lopatin