Patents by Inventor Matthew S. Buynoski
Matthew S. Buynoski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040238864Abstract: The present invention provides a planar polymer memory device that can operate as a non-volatile memory device. A planar polymer memory device can be formed with two or more electrodes and an electrode extension associated with one electrode, wherein a selectively conductive medium and dielectric separate the electrodes. The method for forming a planar polymer memory device comprises at least one of forming a first electrode with an associated plug, forming a second electrode, forming a passive layer over the extension, depositing an organic polymer and patterning the organic polymer. The method affords integration of a planar polymer memory device into a semiconductor fabrication process. A thin film diode (TFD) can further be employed with a planar polymer memory device to facilitate programming. The TFD can be formed between the first electrode and the selectively conductive medium or the second electrode and the selectively conductive medium.Type: ApplicationFiled: June 2, 2003Publication date: December 2, 2004Inventors: Nicholas H. Tripsas, Matthew S. Buynoski, Uzodinma Okoroanyanwu, Suzette K. Pangrle
-
Patent number: 6815340Abstract: A method of fabricating an integrated circuit can include performing a reactive ion etch (RIE) to form a via aperture in a dielectric layer where the via aperture exposes a portion of a conductive layer located under the dielectric layer, removing polymer residue from the RIE, and forming a nucleation layer over the exposed portion of the conductive layer using an alloy. The nucleation layer can be formed in an electroless process and can improve electromigration reliability, reduce via resistance, eliminate via corrosion, and eliminate copper resputtering on dielectric sidewalls.Type: GrantFiled: May 15, 2002Date of Patent: November 9, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Sergey D. Lopatin, Paul R. Besser, Matthew S. Buynoski, Pin-Chin Connie Wang
-
Patent number: 6803267Abstract: The present invention provides a method to fabricate an organic memory device, wherein the fabrication method includes forming a lower electrode, depositing a passive material over the surface of the lower electrode, applying an organic semiconductor material over the passive material, and operatively coupling the an upper electrode to the lower electrode through the organic semiconductor material and the passive material. Patterning of the organic semiconductor material is achieved by depositing a silicon-based resist over the organic semiconductor, irradiating portions of the silicon-based resist and patterning the silicon-based resist to remove the irradiated portions of the silicon-based resist. Thereafter, the exposed organic semiconductor can be patterned, and the non-irradiated silicon-based resist can be stripped to expose the organic semiconductor material that can be employed as a memory cell for single and multi-cell memory devices.Type: GrantFiled: July 7, 2003Date of Patent: October 12, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Ramkumar Subramanian, Christopher F. Lyons, Matthew S. Buynoski, Patrick K. Cheung, Angela T. Hui, Ashok M. Khathuria, Sergey D. Lopatin, Minh Van Ngo, Jane V. Oglesby, Terence C. Tong, James J. Xie
-
Patent number: 6787458Abstract: One aspect of the present invention relates to a method of fabricating a polymer memory device in a via. The method involves providing a semiconductor substrate having at least one metal-containing layer thereon, forming at least one copper contact in the metal-containing layer, forming at least one dielectric layer over the copper contact, forming at least one via in the dielectric layer to expose at least a portion of the copper contact, forming a polymer material in a lower portion of the via, and forming a top electrode material layer in an upper portion of the via.Type: GrantFiled: July 7, 2003Date of Patent: September 7, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Nicholas H. Tripsas, Matthew S. Buynoski, Suzette K. Pangrle, Uzodinma Okoroanyanwu, Angela T. Hui, Christopher F. Lyons, Ramkumar Subramanian, Sergey D. Lopatin, Minh Van Ngo, Ashok M. Khathuria, Mark S. Chang, Patrick K. Cheung, Jane V. Oglesby
-
Patent number: 6787436Abstract: Methods for reducing the contact resistance presented by the interface between a silicide and a doped silicon region are presented. In a first method, a silicide layer and a doped silicon region form an interface. Either a damage-only species or a heavy, metal is implanted through the silicide layer into the doped silicon region immediately adjacent the interface. In a second method, a second metal is added to the refractory metal before formation of the silicide. After annealing the refractory metal and the doped silicon region, the second metal diffuses into the doped silicion region immediately adjacent the interface without forming additional phases in the silicide.Type: GrantFiled: May 15, 2002Date of Patent: September 7, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Witold Maszara
-
Patent number: 6784506Abstract: A method for preventing the thermal decomposition of a high-K dielectric layer of a gate electrode during the formation of a metal silicide on the gate electrode by using nickel as the metal component of the silicide.Type: GrantFiled: August 28, 2001Date of Patent: August 31, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Paul R. Besser, Matthew S. Buynoski, John Clayton Foster, Paul L. King, Eric N. Paton
-
Patent number: 6770905Abstract: An organic memory cell having a CuX layer made by implantation is disclosed. The organic memory cell is made of two electrodes, at least one containing copper, with a controllably conductive media between the two electrodes. The controllably conductive media contains an organic semiconductor layer and CuX layer made by implantation of a Group VIB element.Type: GrantFiled: December 5, 2002Date of Patent: August 3, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Suzette K. Pangrle, Sergey D. Lopatin, Minh Van Ngo
-
Patent number: 6765303Abstract: A SRAM cell includes a single FinFET and two resonant tunnel diodes. The FinFet has multiple channel regions formed from separate fins. The resonant tunnel diodes may be formed from FinFET type fins. In particular, the resonant diodes may includes a thin, undoped silicon region surrounded by a dielectric. The SRAM cell is small and provides fast read/write access times.Type: GrantFiled: May 6, 2003Date of Patent: July 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Zoran Krivokapic, Judy Xilin An, Matthew S. Buynoski
-
Patent number: 6764912Abstract: The formation of metal silicides in silicon nitride spacers on a gate electrode causes bridging between a gate electrode and the source and drain regions of a semiconductor device. The bridging is prevented by forming a thin layer of silicon oxide on the silicon nitride spacers prior to forming the metal silicide layers on the device.Type: GrantFiled: August 2, 2001Date of Patent: July 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: John Clayton Foster, Eric N. Paton, Matthew S. Buynoski, Qi Xiang, Paul R. Besser, Paul L. King
-
Patent number: 6759308Abstract: A field effect transistor (FET) is formed on a silicon on insulator (SOI) substrate in the thin silicon layer above the insulating buried oxide layer. The channel region is lightly doped with a first impurity to increase free carrier conductivity of a first type. The source region and the drain region are heavily dopes with the first impurity. A gate and a back gate are positioned along the side of the channel region and extending from the source region and is implanted with a second semiconductor with an energy gap greater than silicon and is implanted with an impurity to increase free carrier flow of a second type.Type: GrantFiled: July 10, 2001Date of Patent: July 6, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Matthew S. Buynoski
-
Patent number: 6753247Abstract: A methodology for forming a memory cell is disclosed, wherein an organic polymer layer is formed over a conductive layer and an electrode layer is formed over the organic polymer layer. A first via is etched into the electrode and organic polymer layers, and a dielectric material is applied over the stack to at least fill in the first via. A second via is then etched into the dielectric material so as to expose and make the electrode layer available as a top electrode. A wordline is then formed over the dielectric material such that the top electrode is connected to the wordline by way of the second via. A memory device formed in accordance with the disclosed methodology includes a top electrode formed over an organic polymer layer, a conductive layer under the organic polymer layer, a via defined by a dielectric material and located above the top electrode, and a wordline formed over the dielectric material such that the top electrode is connected to the wordline by way of the via.Type: GrantFiled: October 31, 2002Date of Patent: June 22, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Uzodinma Okoroanyanwu, Suzette K. Pangrle, Matthew S. Buynoski, Nicholas H. Tripsas, Mark S. Chang, Ramkumar Subramanian, Angela T. Hui
-
Patent number: 6724087Abstract: A method of fabricating an integrated circuit can include forming a laminated conductive line. The laminated conductive line can be formed in a dielectric trench. The laminated conductive line can include alternating barrier layers and copper layers. An integrated circuit includes at least one interconnect layer, the interconnect layer including a number of conductive lines. Each of the conductive lines includes a first thin barrier layer, a first thin copper layer, a second thin barrier layer and a second thin copper layer. The layered or laminated structure can reduce unconstrained void formation.Type: GrantFiled: December 30, 2002Date of Patent: April 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Paul R. Besser, Sergey D. Lopatin, Lu You
-
Patent number: 6716686Abstract: A method for forming one or more FinFET devices includes forming a source region and a drain region in an oxide layer, where the oxide layer is disposed on a substrate, and etching the oxide layer between the source region and the drain region to form a group of oxide walls and channels for a first device. The method further includes depositing a connector material over the oxide walls and channels for the first device, forming a gate mask for the first device, removing the connector material from the channels, depositing channel material in the channels for the first device, forming a gate dielectric for first device over the channels, depositing a gate material over the gate dielectric for the first device, and patterning and etching the gate material to form at least one gate electrode for the first device.Type: GrantFiled: July 8, 2003Date of Patent: April 6, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Judy Xilin An, Bin Yu
-
Patent number: 6710452Abstract: An integrated circuit and manufacturing method therefor is provided having a semiconductor substrate with a semiconductor device and a device dielectric layer formed on the semiconductor substrate. A channel dielectric layer on the device dielectric layer has a channel opening, a barrier layer lining the channel opening, and a conductor core filling the channel opening. The barrier layer has a more negative heat of formation than the channel dielectric layer whereby the barrier layer is reacts with and forms a barrier to diffusion of the material of the conductor core to the channel dielectric layer. The barrier layer also forms a stable compound with the conductor core to form a coherent barrier layer bonding the channel dielectric to the conductor core.Type: GrantFiled: July 19, 2000Date of Patent: March 23, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Pin-Chin Connie Wang, Matthew S. Buynoski, Suzette K. Pangrle, Amit P. Marathe
-
Patent number: 6709982Abstract: A method for forming a group of structures in a semiconductor device includes forming a conductive layer on a substrate, where the conductive layer includes a conductive material, and forming an oxide layer over the conductive layer. The method further includes etching at least one opening in the oxide layer, filling the at least one opening with the conductive material, etching the conductive material to form spacers along sidewalls of the at least one opening, and removing the oxide layer and a portion of the conductive layer to form the group of structures.Type: GrantFiled: November 26, 2002Date of Patent: March 23, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Judy Xilin An, Haihong Wang, Bin Yu
-
Patent number: 6703308Abstract: A method of fabricating an integrated circuit can include forming a barrier material layer along lateral side walls and a bottom of a via aperture which is configured to receive a via material that electrically connects a first conductive layer and a second conductive layer, implanting a first alloy element into the barrier material layer, and implanting a second alloy element after deposition of the via material. The implanted first alloy element makes the barrier material layer more resistant to copper diffusion. The implanted second alloy element diffuses to a top interface of the via material and reduces bulk diffusion from the via material.Type: GrantFiled: November 26, 2001Date of Patent: March 9, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Matthew S. Buynoski, Sergey D. Lopatin, Alline F. Myers, Phin-Chin Connie Wang
-
Patent number: 6703307Abstract: A method of fabricating an integrated circuit can include forming a barrier layer along lateral side walls and a bottom of a via aperture, forming a seed layer proximate and conformal to the barrier layer, and forming an implanted layer proximate and conformal to the barrier layer and the seed layer. The via aperture is configured to receive a via material that electrically connects a first conductive layer and a second conductive layer.Type: GrantFiled: November 26, 2001Date of Patent: March 9, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Sergey D. Lopatin, Paul R. Besser, Matthew S. Buynoski
-
Publication number: 20040023486Abstract: A method of fabricating an integrated circuit can include forming a barrier layer along lateral side walls and a bottom of a via aperture, forming a seed layer proximate and conformal to the barrier layer, and forming an implanted layer proximate and conformal to the barrier layer and the seed layer. The via aperture is configured to receive a via material that electrically connects a first conductive layer and a second conductive layer.Type: ApplicationFiled: November 26, 2001Publication date: February 5, 2004Applicant: Advanced Micro Devices, Inc.Inventors: Sergey D. Lopatin, Paul R. Besser, Matthew S. Buynoski
-
Patent number: 6667552Abstract: Multi-level semiconductor devices are formed with reduced parasitic capacitance without sacrificing structural integrity or electromigration performance by removing the inter-layer dielectrics and depositing a metal silicide to line the interconnection system. Embodiments include a semiconductor device comprising a dielectric sealing layer, e.g., silicon nitride, between the substrate and first patterned metal layer, tungsten silicide lining the interconnection system and dielectric protective layers, e.g., a silane derived oxide bottommost protective layer, on the uppermost metallization level.Type: GrantFiled: February 18, 1999Date of Patent: December 23, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Matthew S. Buynoski
-
Patent number: 6645797Abstract: A method for forming a fin in a semiconductor device that includes a substrate, an insulating layer formed on the substrate, and a conductive layer formed on the insulating layer, includes forming a carbon layer over the conductive layer and forming a mask over the carbon layer. The method further includes etching the mask and carbon layer to form at least one structure, where the structure has a first width, reducing the width of the carbon layer in the at least one structure to a second width, depositing an oxide layer to surround the at least one structure, removing a portion of the oxide layer and the mask, removing the carbon layer to form an opening in a remaining portion of the oxide layer for each of the at least one structure, filling the at least one opening with conductive material, and removing the remaining portion of the oxide layer and a portion of the conductive layer to form the fin.Type: GrantFiled: December 6, 2002Date of Patent: November 11, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Srikanteswara Dakshina-Murthy, Cyrus E. Tabery, Haihong Wang, Chih-Yuh Yang, Bin Yu