Patents by Inventor Matthias Arnold
Matthias Arnold has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130271185Abstract: The invention relates to a low leakage switch having an input node for receiving an input voltage and an output node for providing an output voltage. The low leakage switch comprises a main sampling transistor the backgate voltage of which is biased through other transistors, and wherein the control gate of the main sampling transistor is controlled through a second control signal and the control gates of the other transistors are controlled through a first control signal, wherein the electronic device is further configured to activate the other transistor for adjusting the backgate voltage of the main sampling transistor through the first control signal before activating the main sampling transistor for sampling the input voltage on a main sampling capacitor through the second control signal.Type: ApplicationFiled: April 12, 2013Publication date: October 17, 2013Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Aymen Landoulsi, Matthias Arnold
-
Publication number: 20130249527Abstract: The invention relates to an electronic device with a bandgap reference generator including a first path with series connection of a first bipolar transistor, a first resistor and a second resistor, and a second path with series connection of a second bipolar transistor and a third resistor. The first and second paths are supplied current via a common node through a fourth resistor controlled by an amplifier sensing voltage drops within the first and second paths. A curvature compensation stage compensates for a variation of base emitter voltage of the bipolar transistors by drawing a compensation current from the common resistor node.Type: ApplicationFiled: February 11, 2011Publication date: September 26, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Matthias Arnold
-
Patent number: 8441308Abstract: An electronic device generates a current with a predetermined temperature coefficient. The circuit comprises a temperature coefficient (TC) component receiving a bias current, a differential amplifier providing a buffered output voltage based on the voltage across the TC component and a resistor receiving an TC current based on the differential amplifier output voltage. The differential amplifier has a predetermined input related offset which decreases the voltage drop across the resistor. The temperature coefficient component could have either a negative temperature component (NTC) or a positive temperature component (PTC).Type: GrantFiled: June 26, 2008Date of Patent: May 14, 2013Assignee: Texas Instruments IncorporatedInventors: Matthias Arnold, Johannes Gerber
-
Publication number: 20130114324Abstract: An electronic device includes an integrated circuit with a FRAM memory and an integrated capacitor connected between a power supply for the FRAM memory and ground. The integrated capacitor has a capacitance sufficient to store the charge necessary for a complete read-and-write-back cycle of the FRAM memory. When granting read-access to the FRAM memory, the FRAM memory is supplied by the integrated capacitor. Upon receiving a request for a read-access to the FRAM memory, a charge detector detects whether the internal capacitor is sufficiently charged for a complete read-and-write-back cycle of the FRAM memory. Read-access to the FRAM memory is only granted if the internal capacitor is sufficiently charged. An alternative embodiment alternately charges and powers the FRAM from two integrated capacitors.Type: ApplicationFiled: February 11, 2011Publication date: May 9, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Volker Rzehak, Rudiger Kuhn, Johannes Gerber, Matthias Arnold
-
Patent number: 8222884Abstract: An integrated electronic device for generating a reference voltage. The circuitry has a bias current generator for generating a first bias current, a diode element coupled to the bias current generator and fed by a second bias current derived from the first bias current for converting the second bias current into a reference voltage across the diode element, a supply voltage pre-regulator stage for regulating the supply voltage used for the bias current generator, and an output buffer coupled to the reference voltage for providing a low impedance output, wherein the reference voltage is coupled to the supply pre-regulator stage for biasing the supply pre-regulator stage by the reference voltage.Type: GrantFiled: July 1, 2008Date of Patent: July 17, 2012Assignee: Texas Instruments Deutschland GmbHInventor: Matthias Arnold
-
Patent number: 8159199Abstract: An integrated electronic device includes circuitry for providing a system supply voltage from a primary power supply. The circuitry has a high power (HP) stage coupled to the primary power supply and having an output node coupled to a supply system node for providing a HP system supply voltage level and a HP output current such that the HP stage is configured to be active in a full power mode, and a low power (LP) stage coupled to the primary power supply and to the supply system node through a voltage follower for providing a LP supply voltage level and an LP output current such that the LP stage is configured to be active in a low power mode.Type: GrantFiled: July 2, 2008Date of Patent: April 17, 2012Assignee: Texas Instruments Deutschland GmbHInventor: Matthias Arnold
-
Patent number: 8049555Abstract: An electronic device includes a cascade of a plurality of transistors. Each transistor of the cascade receives an input voltage at a first terminal of its source/drain channel and receives a sampling clock signal at a control gate. The second terminal of the source/drain path of a first transistor drives a sampling capacitor. The second terminal of the source/drain channel of each subsequent transistor is connected to a backgate of a previous transistor. The backgate of the last transistor is connected to a supply voltage level. The second terminals of the subsequent transistors may be connected to corresponding buffer capacitors. The backgate of the last transistor may be supplied with the input during sampling and the supply voltage level at other times.Type: GrantFiled: February 12, 2010Date of Patent: November 1, 2011Assignee: Texas Instruments IncorporatedInventors: Matthias Arnold, Bernhard Ruck, Aymen Landoulsi
-
Patent number: 7990672Abstract: This invention is power supply protection for complex digital circuits employing an external high voltage supply and an internally generated low voltage core logic supply. Precision analog comparators distinguish between short circuit conditions on the internal supply at various ramp down rates including slow brown out decay. Control circuitry protects I/O circuits from exposure to high currents as a result of possible floating gate conditions in the output circuitry.Type: GrantFiled: September 22, 2008Date of Patent: August 2, 2011Assignee: Texas Instruments IncorporatedInventor: Matthias Arnold
-
Patent number: 7982438Abstract: The present invention relates to controlling the refresh rate of the reference voltage on a sampling capacitor (Csamp). A comparator (COMP) compares the voltage on a first capacitor (C1) with the voltage on a second capacitor (C2). These capacitors have the capacitance of the sampling capacitor (Csamp). Upon each refresh the first capacitor (C1) samples a first voltage (Va) and the second capacitor samples a lower second voltage (Vb). The first capacitor (C1) is discharged at a first current Ia via a first leakage current source (D1). The second capacitor (C2) is discharged at a second current Ib via a second leakage current source (D2). The comparator (COMP) triggers a refresh when the voltages equal. The first current Ia is preferably an integer N times the second current Ib.Type: GrantFiled: June 24, 2008Date of Patent: July 19, 2011Assignee: Texas Instruments IncorporatedInventors: Johannes Gerber, Matthias Arnold, Korbinian Huber
-
Patent number: 7928707Abstract: A method of switching a low dropout regulator includes determining an actual active time of a power request from an electronic device; enabling the low dropout regulator in response to said power request at a time corresponding to a start of the actual active time of the power request for an active enabled time having a duration at least the same as the actual active time and long enough to sufficiently settle the output voltage of the low dropout regulator; and disabling the low dropout regulator. In embodiments, the active enabled time is prolonged beyond the actual active time of the power request for all or at least some power requests. An electronic device includes circuits for controlling the switching of a low dropout in the described manner.Type: GrantFiled: July 7, 2008Date of Patent: April 19, 2011Assignee: Texas Instruments IncorporatedInventors: Johannes Gerber, Matthias Arnold, Korbinian Huber
-
Patent number: 7800454Abstract: A digital controlled oscillator including a programmable current source, a first variable capacitor and a second variable capacitor. A comparator compares the voltage across the variable capacitors with a reference voltage level and generates a DCO output clock signal. A switching means alternately switches the variable capacitors to either charge from a programmable current source or discharge in response to an output signal of the comparator. A clock divider divides the DCO output clock signal by a factor N substantially greater than 1. A frequency monitor receives the divided clock signal, determines the time difference of successive clock periods of the divided clock signal and generates a feedback signal to adapt the frequency of the DCO output clock signal.Type: GrantFiled: July 21, 2008Date of Patent: September 21, 2010Assignee: Texas Instruments IncorporatedInventors: Frank Vanselow, Matthias Arnold
-
Publication number: 20100201433Abstract: An electronic device includes a cascade of a plurality of transistors. Each transistor of the cascade receives an input voltage at a first terminal of its source/drain channel and receives a sampling clock signal at a control gate. The second terminal of the source/drain path of a first transistor drives a sampling capacitor. The second terminal of the source/drain channel of each subsequent transistor is connected to a backgate of a previous transistor. The backgate of the last transistor is connected to a supply voltage level. The second terminals of the subsequent transistors may be connected to corresponding buffer capacitors. The backgate of the last transistor may be supplied with the input during sampling and the supply voltage level at other times.Type: ApplicationFiled: February 12, 2010Publication date: August 12, 2010Applicant: Texas Instruments IncorporatedInventors: Matthias Arnold, Bernhard Ruck, Aymen Landoulsi
-
Publication number: 20100073836Abstract: This invention is power supply protection for complex digital circuits employing an external high voltage supply and an internally generated low voltage core logic supply. Precision analog comparators distinguish between short circuit conditions on the internal supply at various ramp down rates including slow brown out decay. Control circuitry protects I/O circuits from exposure to high currents as a result of possible floating gate conditions in the output circuitry.Type: ApplicationFiled: September 22, 2008Publication date: March 25, 2010Inventor: Matthias Arnold
-
Publication number: 20090195234Abstract: An integrated electronic device includes circuitry for providing a system supply voltage from a primary power supply. The circuitry has a high power (HP) stage coupled to the primary power supply and having an output node coupled to a supply system node for providing a HP system supply voltage level and a HP output current such that the HP stage is configured to be active in a full power mode, and a low power (LP) stage coupled to the primary power supply and to the supply system node through a voltage follower for providing a LP supply voltage level and an LP output current such that the LP stage is configured to be active in a low power mode.Type: ApplicationFiled: July 2, 2008Publication date: August 6, 2009Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventor: Matthias Arnold
-
Patent number: 7560973Abstract: A circuit arrangement with a gate driver circuit for a power transistor is disclosed which is suitable for low voltage applications, permitting a rail-to-rail output without a loss in speed/bandwidth, which is very simple, low cost, low current and area efficient. The gate driver circuit comprises a drain follower with a MOS driver transistor having the gate connected to an interconnection node of a capacitive divider. A first capacitor of the capacitive divider is connected between the drain and the gate and a second capacitor is connected between the gate and an input of the gate driver circuit. The gate driver has the required low impedance for driving the gate of the power transistor.Type: GrantFiled: November 20, 2006Date of Patent: July 14, 2009Assignee: Texas Instruments Deutschland GmbHInventors: Gabriel Alfonso Rincon-Mora, Matthias Arnold
-
Publication number: 20090058493Abstract: An electronic device with a supply voltage level converter converts a signal from a first low supply voltage level to a second high supply voltage level includes; a first pair of cross coupled MOS transistors compliant with the second supply voltage level, each having a source coupled to the second supply voltage level and providing complementary output signals at respective drains; driven by a second pair of common gate MOS transistors compliant with the second supply voltage; driven by a third pair of common gate MOS transistors compliant with the first voltage level; and driven by first and second inverters coupled in a chain and supplied by the first supply voltage level, each having an output connected to the source of a transistor in a third pair.Type: ApplicationFiled: August 25, 2008Publication date: March 5, 2009Inventors: Matthias Arnold, Johannes Gerber, Bernhard Wolfgang Ruck
-
Publication number: 20090051331Abstract: The present invention relates to controlling the refresh rate of the reference voltage on a sampling capacitor (Csamp). A comparator (COMP) compares the voltage on a first capacitor (C1) with the voltage on a second capacitor (C2). These capacitors have the capacitance of the sampling capacitor (Csamp). Upon each refresh the first capacitor (C1) samples a first voltage (Va) and the second capacitor samples a lower second voltage (Vb). The first capacitor (C1) is discharged at a first current Ia via a first leakage current source (D1). The second capacitor (C2) is discharged at a second current Ib via a second leakage current source (D2). The comparator (COMP) triggers a refresh when the voltages equal. The first current Ia is preferably an integer N times the second current Ib.Type: ApplicationFiled: June 24, 2008Publication date: February 26, 2009Inventors: Johannes Gerber, Matthias Arnold, Korbinian Huber
-
Publication number: 20090045880Abstract: A digital controlled oscillator including a programmable current source, a first variable capacitor and a second variable capacitor. A comparator compares the voltage across the variable capacitors with a reference voltage level and generates a DCO output clock signal. A switching means alternately switches the variable capacitors to either charge from a programmable current source or discharge in response to an output signal of the comparator. A clock divider divides the DCO output clock signal by a factor N substantially greater than 1. A frequency monitor receives the divided clock signal, determines the time difference of successive clock periods of the divided clock signal and generates a feedback signal to adapt the frequency of the DCO output clock signal.Type: ApplicationFiled: July 21, 2008Publication date: February 19, 2009Inventors: Frank Vanselow, Matthias Arnold
-
Publication number: 20090039945Abstract: An electronic device generates a current with a predetermined temperature coefficient. The circuit comprises a temperature coefficient (TC) component receiving a bias current, a differential amplifier providing a buffered output voltage based on the voltage across the TC component and a resistor receiving an TC current based on the differential amplifier output voltage. The differential amplifier has a predetermined input related offset which decreases the voltage drop across the resistor. The temperature coefficient component could have either a negative temperature component (NTC) or a positive temperature component (PTC).Type: ApplicationFiled: June 26, 2008Publication date: February 12, 2009Inventors: Matthias Arnold, Johannes Gerber
-
Publication number: 20090039845Abstract: A method of switching a low dropout regulator includes determining an actual active time of a power request from an electronic device; enabling the low dropout regulator in response to said power request at a time corresponding to a start of the actual active time of the power request for an active enabled time having a duration at least the same as the actual active time and long enough to sufficiently settle the output voltage of the low dropout regulator; and disabling the low dropout regulator. In embodiments, the active enabled time is prolonged beyond the actual active time of the power request for all or at least some power requests. An electronic device includes circuits for controlling the switching of a low dropout in the described manner.Type: ApplicationFiled: July 7, 2008Publication date: February 12, 2009Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Johannes Gerber, Matthias Arnold, Korbinian Huber