Patents by Inventor Michael A. Gaynes
Michael A. Gaynes has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120138145Abstract: A substrate has a top side and a bottom side. A solar cell is secured to the top side of the substrate and has an anode and a cathode. A heat transfer element is secured to the bottom side of the substrate. An anode pad is formed on the top side of the substrate and is coupled to the anode of the solar cell; similarly, a cathode pad is formed on the top side of the substrate and is coupled to the cathode of the solar cell. The substrate coefficient of thermal expansion and the solar cell coefficient of thermal expansion match within plus or minus ten parts per million per degree C.Type: ApplicationFiled: September 30, 2011Publication date: June 7, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael A. Gaynes, Yves C. Martin, Jay E. Pogemiller, Aparna Prabhakar, Theodore G. van Kessel, Brent A. Wacaser
-
Publication number: 20120119353Abstract: A method of fabricating a chip package is provided. The chip package includes a laminate, a chip and conductive elements interposed between the chip and the laminate by which signals are transmitted among the chip and the laminate. The method includes dispensing a first underfill in a space defined between opposing faces of the chip and the laminate and dispensing a second underfill at least at a portion of an edge of the chip, the second underfill including a high aspect ratio material.Type: ApplicationFiled: January 26, 2012Publication date: May 17, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael A. Gaynes, Rajneesh Kumar, Thomas E. Lombardi, Steve Ostrander
-
Publication number: 20120063094Abstract: Techniques provide improved thermal interface material application in an assembly associated with an integrated circuit package. For example, an apparatus comprises an integrated circuit module, a printed circuit board, and a heat transfer device. The integrated circuit module is mounted on a first surface of the printed circuit board. The printed circuit board has at least one thermal interface material application via formed therein in alignment with the integrated circuit module. The heat transfer device is mounted on a second surface of the printed circuit board and is thermally coupled to the integrated circuit module. The second surface of the printed circuit board is opposite to the first surface of the printed circuit board.Type: ApplicationFiled: September 15, 2010Publication date: March 15, 2012Applicant: International Business Machines CorporationInventors: Michael A. Gaynes, Dong G. Kam, Duixian Liu, Scott K. Reynolds
-
Patent number: 8129230Abstract: A method of fabricating a chip package is provided. The chip package includes a laminate, a chip and conductive elements interposed between the chip and the laminate by which signals are transmitted among the chip and the laminate. The method includes dispensing a first underfill in a space defined between opposing faces of the chip and the laminate and dispensing a second underfill at least at a portion of an edge of the chip, the second underfill including a high aspect ratio material.Type: GrantFiled: August 11, 2009Date of Patent: March 6, 2012Assignee: International Business Machines CorporationInventors: Michael A. Gaynes, Rajneesh Kumar, Thomas E. Lombardi, Steve Ostrander
-
Publication number: 20120053874Abstract: An electric potential is applied to first and second electrodes on opposite sides of a gap between an electronic component and a heat spreader. At least one of a thermal interface material in the gap, the electronic component and the heat spreader is subjected to a changing physical condition. The electrical capacitance between the electrodes is monitored during the changing physical condition. Such a method can be practiced using an array of components sharing a common heat spreader. An assembly for testing thermal interfaces includes a printed circuit board, a plurality of electronic components mounted to and operatively associated with the printed circuit board, a heat spreader positioned for absorbing heat generated by the electronic components, a first electrode associated with the heat spreader, a plurality of second electrodes associated, respectively, with the electronic component, and a device for monitoring electrical capacitances between the first and second electrodes.Type: ApplicationFiled: January 21, 2011Publication date: March 1, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Timothy J. Chainer, Michael A. Gaynes, Edward J. Yarmchuk
-
Publication number: 20120049341Abstract: Semiconductor package structures are provided which are designed to have liquid coolers integrally packaged with first level chip modules. In particular, apparatus for integrally packaging a liquid cooler device within a first level chip package structure include structures in which a liquid cooler device is thermally coupled directly to the back side of an integrated circuit chip flip-chip mounted on flexible chip carrier substrate. The liquid cooler device is mechanically coupled to the package substrate through a metallic stiffener structure that is bonded to the flexible package substrate to provide mechanical rigidity to the flexible package substrate.Type: ApplicationFiled: November 7, 2011Publication date: March 1, 2012Applicant: International Business Machines CorporationInventors: Raschid Jose Bezama, Evan George Colgan, Michael Gaynes, John Harold Magerlein, Kenneth C. Marston, Xiaojin Wei
-
Publication number: 20120045853Abstract: A method for detecting soft errors in an integrated circuit (IC) due to transient-particle emission, the IC comprising at least one chip and a substrate includes mixing an epoxy with a radioactive source to form a hot underfill (HUF); underfilling the chip with the HUF; sealing the underfilled chip; measuring a radioactivity of the HUF at an edge of the chip; measuring the radioactivity of the HUF on a test coupon; testing the IC for soft errors by determining a current radioactivity of the HUF at the time of testing based on the measured radioactivity; and after the expiration of a radioactive decay period of the radioactive source, using the IC in a computing device by a user.Type: ApplicationFiled: August 17, 2010Publication date: February 23, 2012Applicant: International Business Machines CorporationInventors: Michael Gaynes, Michael S. Gordon, Nancy C. LaBianca, Kenneth F. Latzko, Aparna Prabhakar
-
Publication number: 20120045869Abstract: A low thermal conductivity material layer covers a peripheral portion of the bottom surface of the conductive plate of a chip bonder head. The center portion of the conductive plate is exposed or covered with another conductive plate laterally surrounded by the low thermal conductivity material layer. During bonding, the chip bonder head holds a first substrate upside down and heats the first substrate through the conductive plate. Heating of a fillet, i.e., the laterally extruding portion, of a pre-applied underfill material is reduced because the temperature at the exposed surfaces of the low thermal conductivity material layer is lower than the temperature at the bottom surface of the conductive plate. The longer curing time and the more uniform shape of the fillet in the bonded structure enhance the structural reliability of the bonded substrates.Type: ApplicationFiled: August 23, 2010Publication date: February 23, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael A. Gaynes, Jae-Woong Nah
-
Patent number: 8115303Abstract: Semiconductor package structures are provided which are designed to have liquid coolers integrally packaged with first level chip modules. In particular, apparatus for integrally packaging a liquid cooler device within a first level chip package structure include structures in which a liquid cooler device is thermally coupled directly to the back side of an integrated circuit chip flip-chip mounted on flexible chip carrier substrate. The liquid cooler device is mechanically coupled to the package substrate through a metallic stiffener structure that is bonded to the flexible package substrate to provide mechanical rigidity to the flexible package substrate.Type: GrantFiled: May 13, 2008Date of Patent: February 14, 2012Assignee: International Business Machines CorporationInventors: Raschid Jose Bezama, Evan George Colgan, Michael Gaynes, John Harold Magerlein, Kenneth C. Marston, Xiaojin Wei
-
Publication number: 20110292621Abstract: An apparatus for reducing EMI at the micro-electronic-component level includes a substrate having a ground conductor integrated therein. A micro-electronic component such as an integrated circuit is mounted to the substrate. An electrically conductive lid is mounted to the substrate, thereby forming a physical interface with the substrate. The electrically conductive lid substantially covers the micro-electronic component. A conductive link is provided to create an electrical connection between the electrically conductive lid and the ground conductor at the physical interface.Type: ApplicationFiled: May 18, 2011Publication date: December 1, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Martin Beaumier, Alexandre Blander, Pascale Gagnon, Michael A. Gaynes, Eric Giguere, Eric Salvas, Luc Tousignant
-
Patent number: 8037594Abstract: Disclosed are thermally conductive plates. Each plate is configured such that a uniform adhesive-filled gap may be achieved between the plate and a heat generating structure when the plate is bonded to the heat generating structure and subjected to a temperature within a predetermined temperature range that causes the heat generating structure to warp. Additionally, this disclosure presents the associated methods of forming the plates and of bonding the plates to a heat generating structure. In one embodiment the plate is curved and modeled to match the curved surface of a heat generating structure within the predetermined temperature range. In another embodiment the plate is a multi-layer conductive structure that is configured to undergo the same warpage under a thermal load as the heat generating structure. Thus, when the plate is bonded with the heat generating structure it is able to achieve and maintain a uniform adhesive-filled gap at any temperature.Type: GrantFiled: May 7, 2008Date of Patent: October 18, 2011Assignee: International Business Machines CorporationInventors: Jeffrey T. Coffin, Michael A. Gaynes, David L. Questad, Kamal K. Sikka, Hilton T. Toy, Jamil A. Wakil
-
Patent number: 8026730Abstract: A process for measuring the thickness of an insulating material. The process includes providing a device used to measure capacitance, and electrically connecting the capacitance measuring device to a heat sink and an electrical, heat-generating component. The thickness of the insulating material is determined by measuring the capacitance of the insulating material according to tile formula: B=?r?oA/C, where B is the thickness of the insulating material, C is tile capacitance, A is the area of tile heat generating component, ?o is the permittivity of free space and ?r is the relative dielectric constant of the insulating material.Type: GrantFiled: July 26, 2010Date of Patent: September 27, 2011Assignee: International Business Machines CorporationInventors: Michael A. Gaynes, Edward J. Yarmchuk
-
Patent number: 8008122Abstract: To prevent formation of entrapped underfill material between solder balls and bonding bumps, fast temperature ramping is employed during a chi assembly after application of an underfill material prior to bonding. Voids formed within the underfill material are subsequently removed by curing the underfill material in a pressurized environment. Temperature cycling on the underfill material is limited during the bonding process in order to maintain viscosity of the underfill material prior to the cure process in the pressurized environment. Further, the underfill material is subjected to the pressurized environment until the cure process is complete to prevent re-formation of voids. The cure process can be a constant temperature or a multi-temperature process including temperature ramping. Further, the cure process can be a constant pressure process or a pressure cycling process that accelerates removal of the voids.Type: GrantFiled: September 21, 2010Date of Patent: August 30, 2011Assignees: International Business Machines Corporation, Sumitomo Bakelite Co., Ltd.Inventors: Michael A. Gaynes, Jae-Woong Nah, Satoru Katsurayama
-
Publication number: 20110037181Abstract: A method of fabricating a chip package is provided. The chip package includes a laminate, a chip and conductive elements interposed between the chip and the laminate by which signals are transmitted among the chip and the laminate. The method includes dispensing a first underfill in a space defined between opposing faces of the chip and the laminate and dispensing a second underfill at least at a portion of an edge of the chip, the second underfill including a high aspect ratio material.Type: ApplicationFiled: August 11, 2009Publication date: February 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael A. Gaynes, Rajneesh Kumar, Thomas E. Lombardi, Steve Ostrander
-
Publication number: 20100289504Abstract: A process for measuring the thickness of an insulating material. The process includes providing a device used to measure capacitance, and electrically connecting the capacitance measuring device to a heat sink and an electrical, heat-generating component. The thickness of the insulating material is determined by measuring the capacitance of the insulating material according to the formula; B=?r?oA/C, where B is the thickness of the insulating material, C is the capacitance, A is the area of the heat generating component, ?o is the permittivity of free space and ?r is the relative dielectric constant of the insulating material.Type: ApplicationFiled: July 26, 2010Publication date: November 18, 2010Applicant: International Business Machines CorporationInventors: Michael A. Gaynes, Edward J. Yarmchuk
-
Patent number: 7786588Abstract: Composite interconnect structure forming methods using injection molded solder are disclosed. The methods provide a mold having at least one opening formed therein with each opening including a member of a material dissimilar to a solder to be used to fill the opening, and then fill the remainder of each opening with solder to form the composite interconnect structure. The resulting composite interconnect structure can be leveraged to achieve a much larger variety of composite structures than exhibited by the prior art. For example, the material may be chosen to be more electrically conductive than the solder portion, more electromigration-resistant than the solder portion and/or more fatigue-resistant than the solder portion. In one embodiment, the composite interconnect structure can include an optical structure, or plastic or ceramic material.Type: GrantFiled: January 31, 2006Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: David D. Danovitch, Mukta G. Farooq, Michael A. Gaynes
-
Patent number: 7764069Abstract: A process for measuring the thickness of an insulating material. The process includes providing a device used to measure capacitance, and electrically connecting the capacitance measuring device to a heat sink and an electrical, heat-generating component. The thickness of the insulating material is determined by measuring the capacitance of the insulating material according to the formula; B=?r?oA/C, where B is the thickness of the insulating material, C is the capacitance, A is the area of the heat generating component, ?o is the permittivity of free space and ?r is the relative dielectric constant of the insulating material.Type: GrantFiled: April 25, 2007Date of Patent: July 27, 2010Assignee: International Business Machines CorporationInventors: Michael A. Gaynes, Edward J. Yarmchuk
-
Patent number: 7763188Abstract: An electrically conductive adhesive (ECA) with low and stable contact resistance includes at least one melt-processable reactive resin, at least one reactive diluent, at least one rheological additive, copper particles, at least one curing agent and at least one organic acid catalyst. The ECA is useful for filling vias, and bonding together components of electronic circuit structures.Type: GrantFiled: March 4, 2005Date of Patent: July 27, 2010Assignee: International Business Machines CorporationInventors: Michael Gaynes, Jeffrey D. Gelorme, Luis J. Matienzo, Rebecca S. Northey, Michael B. Vincent
-
Patent number: 7740713Abstract: The present invention is directed to soldering techniques and compositions for use therein. In one aspect, a flux composition is provided. The flux composition comprises a fluxing agent comprising organic acid, an organic tacking agent and an organic wetting agent. In another aspect, a soldering method for joining objects is provided comprising the following steps. A flux composition and a solder compound are applied to at least a portion of one or more of the objects. The flux composition comprises a fluxing agent comprising organic acid, an organic tacking agent and an organic wetting agent. The objects are then joined.Type: GrantFiled: April 28, 2004Date of Patent: June 22, 2010Assignee: International Business Machines CorporationInventors: Eric Duchesne, Michael Gaynes, Timothy A. Gosselin, Kang-Wook Lee, Valerie Oberson
-
Patent number: 7645410Abstract: Curved surfaces of a preform of thermoplastic adhesive provide improved regulation of heating and exclusion of gas as surfaces to be bonded are heated and pressed against the thermoplastic adhesive preform. Particulate or filamentary materials can be added to the thermoplastic adhesive for adjustment of coefficient of thermal expansion or further increase of heat transfer through the adhesive or both. The preform is preferably fabricated by molding, preferably in combination with die-cutting of a preform of desired volume from a web of approximately the same thickness as the completed bond.Type: GrantFiled: August 11, 2004Date of Patent: January 12, 2010Assignee: International Business Machines CorporationInventors: John G. Davis, Michael A. Gaynes, Joseph D. Poole