Patents by Inventor Michael L. Chabinyc
Michael L. Chabinyc has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110027947Abstract: A method of depositing elongated nanostructures that allows accurate positioning and orientation is described. The method involves printing or otherwise depositing elongated nanostructures in a carrier solution. The deposited droplets are also elongated, usually by patterning the surface upon which the droplets are deposited. As the droplet evaporates, the fluid flow within the droplets is controlled such that the nanostructures are deposited either at the edge of the elongated droplet or the center of the elongated droplet. The described deposition technique has particular application in forming the active region of a transistor.Type: ApplicationFiled: October 8, 2010Publication date: February 3, 2011Applicant: PALO ALTO RESEARCH CENTER INCORPORATEDInventors: Michael L. Chabinyc, William S. Wong
-
Patent number: 7838933Abstract: A method of depositing elongated nanostructures that allows accurate positioning and orientation is described. The method involves printing or otherwise depositing elongated nanostructures in a carrier solution. The deposited droplets are also elongated, usually by patterning the surface upon which the droplets are deposited. As the droplet evaporates, the fluid flow within the droplets is controlled such that the nanostructures are deposited either at the edge of the elongated droplet or the center of the elongated droplet. The described deposition technique has particular application in forming the active region of a transistor.Type: GrantFiled: December 22, 2006Date of Patent: November 23, 2010Inventors: Michael L. Chabinyc, William S. Wong
-
Patent number: 7838865Abstract: A method of depositing elongated nanostructures that allows accurate positioning and orientation is described. The method involves printing or otherwise depositing elongated nanostructures in a carrier solution. The deposited droplets are also elongated, usually by patterning the surface upon which the droplets are deposited. As the droplet evaporates, the fluid flow within the droplets is controlled such that the nanostructures are deposited either at the edge of the elongated droplet or the center of the elongated droplet. The described deposition technique has particular application in forming the active region of a transistor.Type: GrantFiled: December 22, 2006Date of Patent: November 23, 2010Assignee: Palo Alto Research Center IncorporatedInventors: Michael L. Chabinyc, William S. Wong
-
Publication number: 20100273292Abstract: A method of forming an electronic device includes depositing a dielectric, forming a first functional material layer having a first surface energy, depositing at least one first at least semiconductive feature of the device, forming a second functional material layer to provide a surface having a second surface energy, and depositing at least one second at least semiconductive feature of the device to connect to the first at least semiconductive feature of the device. A method of forming an electronic device includes depositing a first, dielectric material, depositing a second material, depositing at lease one first at least semiconductive feature of the device on the second material, altering the second material to form a altered second material, and depositing at least one at least semiconductive feature from solution to connect the first semiconductive feature of the device.Type: ApplicationFiled: July 1, 2010Publication date: October 28, 2010Applicant: PALO ALTO RESEARCH CENTER INCORPORATEDInventors: Jurgen H. Daniel, Michael L. Chabinyc, Ana C. Arias
-
Patent number: 7786430Abstract: Layered structures such as photosensing arrays include layers in which charge carriers can be transported. For example, a carrier-transporting substructure that includes a solution processing artifact can transport charge carriers that flow to or from it through charge-flow surface parts that are on electrically conductive regions of a circuitry substructure; the circuitry substructure can also have channel surface parts that are on semiconductive channel regions, with a set of the channel regions operating as acceptable switches in an application. Or a first substructure's surface can have carrier-active surface parts on electrode regions and line surface parts on line regions; a second substructure can include a transport layer on carrier-active surface parts and, over it, an electrically conductive layer; to prevent leakage, an open region can be defined in the electrically conductive layer over the line surface part and/or an electrically insulating layer portion can cover the line surface part.Type: GrantFiled: June 11, 2009Date of Patent: August 31, 2010Assignee: Palo Alto Research Center IncorporatedInventors: Michael L. Chabinyc, Tse Nga Ng
-
Patent number: 7755156Abstract: A layered structure can include laminated first and second substructures and an array with cell regions. The first substructure can include layered active circuitry, the second a top electrode layer. One or both substructure's surface that contacts the other can be on a polymer-containing layer, structured to generate free charge carriers and/or to transport charge carriers. A cell region of the array can include portions of each substructure; the cell region's portion of the first substructure can include a subregion of electrically conductive material and a subregion of semiconductive material, its portion of the second can include part of the top electrode layer. The layered structure can include one or more lamination artifacts on or in the polymer-containing layer; the lamination artifacts can include artifacts of contact pressure, or heat, or of surface shape, and the interface surface can be without vias.Type: GrantFiled: December 18, 2007Date of Patent: July 13, 2010Assignee: Palo Alto Research Center IncorporatedInventors: Michael L. Chabinyc, Tse Nga Ng
-
Publication number: 20100158544Abstract: A system of diagnosing a printer or photocopying system using a flexible diagnostic sheet is described. In the system, a thin diagnostic sheet including a plurality of sensors formed on the sheet is run through the paper path of the printing system. The printing system subjects the diagnostic sheet to the printing process, including the deposition of fuser oil and toner on the sheet. Sensors on the sheet record various parameters, including but not limited to the amount of fuser oil deposited and the charge on various toner particles. The information is transmitted to service personnel or the printer end user to enable timely repair of the printer.Type: ApplicationFiled: December 18, 2008Publication date: June 24, 2010Applicant: Palo Alto Research Center IncorporatedInventors: Michael L. Chabinyc, Tse Nga Ng, William S. Wong, Ashish Pattekar, John E. Northrup, Pengfei Qi
-
Publication number: 20100158548Abstract: A system, including an improved sensor, for determining toner particle uniformity is described. The sensor measures toner particle charge, typically be having the charge on the toner particle control a current flow through the channel of a thin film transistor. By measuring the charge on many toner particles, the system determines whether sufficient toner degradation has occurred that the toner should be replaced. The sensor is particularly suitable for being formed on a thin diagnostic sheet that is input through the paper path of a printing system.Type: ApplicationFiled: December 18, 2008Publication date: June 24, 2010Applicant: Palo Alto Research Center IncorporatedInventors: William S. Wong, Michael L. Chabinyc, Sanjiv Sambandan, Pengfei Qi
-
Publication number: 20100136757Abstract: A method of depositing elongated nanostructures that allows accurate positioning and orientation is described. The method involves printing or otherwise depositing elongated nanostructures in a carrier solution. The deposited droplets are also elongated, usually by patterning the surface upon which the droplets are deposited. As the droplet evaporates, the fluid flow within the droplets is controlled such that the nanostructures are deposited either at the edge of the elongated droplet or the center of the elongated droplet. The described deposition technique has particular application in forming the active region of a transistor.Type: ApplicationFiled: January 21, 2010Publication date: June 3, 2010Applicant: PALO ALTO RESEARCH CENTER INCORPORATEDInventors: Michael L. Chabinyc, William S. Wong
-
Patent number: 7688876Abstract: A Vertical Cavity Surface Emitting Laser (VCSEL) assembly including a VCSEL structure having a light-emitting region located on its surface, a relatively wettable region of a surface modifier coating formed over the light emitting region, and a microlens formed on the relatively wettable region. A relatively non-wettable region of the surface modifier coating is formed around the light-emitting region (e.g., on the electrode surrounding the light-emitting region). The surface modifier coating is formed, for example, from one or more organothiols that change the surface energies of the light-emitting region and/or the electrode to facilitate self-assembly and self-registration of the microlens material. The microlens material is printed, microjetted, or dip coated onto the VCSEL structure such that the microlens material wets to the relatively wettable region, thereby forming a liquid bead that is reliably positioned over the light-emitting region. The liquid bead is then cured to form the microlens.Type: GrantFiled: December 11, 2007Date of Patent: March 30, 2010Assignee: Palo Alto Research Center IncorporatedInventors: Michael L. Chabinyc, Patrick Y. Maeda, Christopher L. Chua
-
Patent number: 7662708Abstract: A method of forming a self-assembled interconnect structure is described. In the method, a contact pad surface and particles in a solution are brought together. The particles are selected such that they the particles adhere to the contact pad surface. Formation of a contact is completed by pressing an opposite contact into the particles such that an electrical connection is formed via the particles between the opposite contact pad and the substrate surface contact pad. The described self-assembled interconnect structure is particularly useful in display device fabrication.Type: GrantFiled: July 27, 2005Date of Patent: February 16, 2010Assignee: Palo Alto Research Center IncorporatedInventors: David K. Fork, Thomas Hantschel, Michael L. Chabinyc
-
Publication number: 20090243020Abstract: Layered structures such as photosensing arrays include layers in which charge carriers can be transported. For example, a carrier-transporting substructure that includes a solution processing artifact can transport charge carriers that flow to or from it through charge-flow surface parts that are on electrically conductive regions of a circuitry substructure; the circuitry substructure can also have channel surface parts that are on semiconductive channel regions, with a set of the channel regions operating as acceptable switches in an application. Or a first substructure's surface can have carrier-active surface parts on electrode regions and line surface parts on line regions; a second substructure can include a transport layer on carrier-active surface parts and, over it, an electrically conductive layer; to prevent leakage, an open region can be defined in the electrically conductive layer over the line surface part and/or an electrically insulating layer portion can cover the line surface part.Type: ApplicationFiled: June 11, 2009Publication date: October 1, 2009Applicant: Palo Alto Research Center IncorporatedInventors: Michael L. Chabinyc, Tse Nga Ng
-
Patent number: 7586080Abstract: Layered structures such as photosensing arrays include layers in which charge carriers can be transported. For example, a carrier-transporting substructure that includes a solution processing artifact can transport charge carriers that flow to or from it through charge-flow surface parts that are on electrically conductive regions of a circuitry substructure; the circuitry substructure can also have channel surface parts that are on semiconductive channel regions, with a set of the channel regions operating as acceptable switches in an application. Or a first substructure's surface can have carrier-active surface parts on electrode regions and line surface parts on line regions; a second substructure can include a transport layer on carrier-active surface parts and, over it, an electrically conductive layer; to prevent leakage, an open region can be defined in the electrically conductive layer over the line surface part and/or an electrically insulating layer portion can cover the line surface part.Type: GrantFiled: December 19, 2007Date of Patent: September 8, 2009Assignee: Palo Alto Research Center IncorporatedInventors: Michael L. Chabinyc, Tse Nga Ng
-
Patent number: 7566899Abstract: A backplane circuit includes an array of organic thin-film transistors (OTFTs), each OTFT including a source contact, a drain contact, and an organic semiconductor region extending between the source and drain contacts. The drain contacts in each row are connected to an address line. The source and drain contacts and the address lines are fabricated using a multi-layer structure including a relatively thick base portion formed of a relatively inexpensive metal (e.g., aluminum or copper), and a relatively thin contact layer formed of a high work function, low oxidation metal (e.g., gold) that exhibits good electrical contact to the organic semiconductor, is formed opposite at least one external surface of the base, and is located at least partially in an interface region where the organic semiconductor contacts an underlying dielectric layer.Type: GrantFiled: December 21, 2005Date of Patent: July 28, 2009Assignee: Palo Alto Research Center IncorporatedInventors: Michael L. Chabinyc, Rene A Lujan, Ana Claudia Arias, Jackson H. Ho
-
Publication number: 20090159875Abstract: In layered structures, channel regions and light-interactive regions can include the same semiconductive polymer material, such as with an organic polymer. A light-interactive region can be in charge-flow contact with a contacting electrode region, and a channel region can, when conductive, provide an electrical connection between the contacting electrode region and other circuitry. For example, free charge carriers can be generated in the light-interactive region, resulting in a capacitively stored signal level; the signal level can be read out to other circuitry by turning on a transistor that includes the channel region. In an array of photosensing cells with organic thin film transistors, an opaque insulating material can be patterned to cover a data line and channel regions of cells along the line, but not extend entirely over the cells' light-interactive regions.Type: ApplicationFiled: December 20, 2007Publication date: June 25, 2009Inventors: Michael L. Chabinyc, Tse Nga Ng
-
Publication number: 20090159781Abstract: Layered structures such as photosensing arrays include layers in which charge carriers can be transported. For example, a carrier-transporting substructure that includes a solution processing artifact can transport charge carriers that flow to or from it through charge-flow surface parts that are on electrically conductive regions of a circuitry substructure; the circuitry substructure can also have channel surface parts that are on semiconductive channel regions, with a set of the channel regions operating as acceptable switches in an application. Or a first substructure's surface can have carrier-active surface parts on electrode regions and line surface parts on line regions; a second substructure can include a transport layer on carrier-active surface parts and, over it, an electrically conductive layer; to prevent leakage, an open region can be defined in the electrically conductive layer over the line surface part and/or an electrically insulating layer portion can cover the line surface part.Type: ApplicationFiled: December 19, 2007Publication date: June 25, 2009Inventors: Michael L. Chabinyc, Tse Nga Ng
-
Publication number: 20090159891Abstract: A method of forming an electronic device includes depositing a dielectric, forming a first functional material layer having a first surface energy, depositing at least one first at least semiconductive feature of the device, forming a second functional material layer to provide a surface having a second surface energy, and depositing at least one second at least semiconductive feature of the device to connect to the first at least semiconductive feature of the device. A method of forming an electronic device includes depositing a first, dielectric material, depositing a second material, depositing at least one first at least semiconductive feature of the device on the second material, altering the second material to form a altered second material, and depositing at least one at least semiconductive feature from solution to connect the first semiconductive feature of the device.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Applicant: PALO ALTO RESEARCH CENTER INCORPORATEDInventors: Jurgen H. Daniel, Michael L. Chabinyc, Ana C. Arias
-
Publication number: 20090152534Abstract: A layered structure can include laminated first and second substructures and an array with cell regions. The first substructure can include layered active circuitry, the second a top electrode layer. One or both substructure's surface that contacts the other can be on a polymer-containing layer, structured to generate free charge carriers and/or to transport charge carriers. A cell region of the array can include portions of each substructure; the cell region's portion of the first substructure can include a subregion of electrically conductive material and a subregion of semiconductive material, its portion of the second can include part of the top electrode layer. The layered structure can include one or more lamination artifacts on or in the polymer-containing layer; the lamination artifacts can include artifacts of contact pressure, or heat, or of surface shape, and the interface surface can be without vias.Type: ApplicationFiled: December 18, 2007Publication date: June 18, 2009Inventors: Michael L. Chabinyc, Tse Nga Ng
-
Publication number: 20090108304Abstract: In transistor structures such as thin film transistors (TFTs) in an array of cells, a layer of semiconducting oxide material that includes a channel is protected by a protective layer that includes low-temperature encapsulant material. The semiconducting oxide material can be a transition metal oxide material such as zinc oxide, and can be in an active layered substructure that also includes channel end electrodes. The low-temperature encapsulant can, for example, be an organic polymer such as poly(methyl methacrylate) or parylene, deposited on an exposed region of the oxide layer such as by spinning, spin-casting, evaporation, or vacuum deposition or an inorganic polymer deposited such as by spinning or liquid deposition. The protective layer can include a lower sublayer of low-temperature encapsulant on the exposed region and an upper sublayer of inorganic material on the lower sublayer. For roll-to-roll processing, a mechanically flexible, low-temperature substrate can be used.Type: ApplicationFiled: October 26, 2007Publication date: April 30, 2009Inventors: Tse Nga Ng, Michael L. Chabinyc
-
Patent number: 7525194Abstract: A method of forming a self-assembled interconnect structure is described. In the method, a contact pad surface and particles in a solution are brought together. The particles are selected such that they the particles adhere to the contact pad surface. Formation of a contact is completed by pressing an opposite contact into the particles such that an electrical connection is formed via the particles between the opposite contact pad and the substrate surface contact pad. The described self-assembled interconnect structure is particularly useful in display device fabrication.Type: GrantFiled: July 27, 2005Date of Patent: April 28, 2009Assignee: Palo Alto Research Center IncorporatedInventors: David K. Fork, Thomas Hantschel, Michael L. Chabinyc