Patents by Inventor Michael Zelikson
Michael Zelikson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090150848Abstract: A tool for analog and mixed signal circuits includes a unit enabling a user to identify one or more critical interconnect lines in a chip architecture and one or more selectable, predefined topologies for said critical interconnect lines. Each topology includes one or more signal wires and a current return path. A majority of the electric field lines are contained within the boundary of the topology. The invention also includes a method for designing analog and mixed signal (AMS) integrated circuits (IC), including defining a chip architecture and a floor plan, identifying one or more critical interconnect lines and selecting pre-designed transmission line topologies for the critical interconnect lines.Type: ApplicationFiled: December 11, 2007Publication date: June 11, 2009Inventors: Amir Alon, David Goren, Rachel Gordin, Betty Livshitz, Anatoly Sherman, Michael Zelikson
-
Publication number: 20090085552Abstract: In some embodiments of the invention, a processor with a power management scheme using dynamically switchable embedded power gates.Type: ApplicationFiled: September 29, 2007Publication date: April 2, 2009Inventors: Olivier Franza, Mondira Pant, Stefan Rusu, Michael Zelikson
-
Publication number: 20090085607Abstract: With embodiments disclosed herein, the distribution of gated power is done using on-die layers without having to come back out and use package layers.Type: ApplicationFiled: September 29, 2007Publication date: April 2, 2009Inventors: Michael Zelikson, Alex Waizman
-
Patent number: 7454733Abstract: An integrated circuit design kit including one or more circuit components topologies, and one or more critical interconnect lines topologies. The interconnect line topologies may be predefined. The kit may further include one or more circuit components models and one or more critical interconnect lines models.Type: GrantFiled: March 6, 2002Date of Patent: November 18, 2008Assignee: International Business Machines CorporationInventors: Amir Alon, David Goren, Rachel Gordin, Betty Livshitz, Anatoly Sherman, Michael Zelikson
-
Patent number: 7161429Abstract: A differential cascode amplifier has first and second cascode circuits, driven by two differential signal sources including input resistances. The first cascode circuit includes a first input transistor having a first collector, a first emitter, and a first base, and a first output transistor having a second collector, a second base, and a second emitter coupled to the first collector. The second cascode circuit includes a second input transistor having a third collector, a third emitter, and a third base, and a second output transistor having a fourth collector, a fourth base, and a fourth emitter coupled to the third collector. The amplifier has a first connection connecting the first base to the fourth base, and a second connection connecting the second base to the third base. This cross-connected differential cascode architecture provides doubled output bandwidth and current gain (in dB), further increasing input impedance and output swing.Type: GrantFiled: December 18, 2003Date of Patent: January 9, 2007Assignee: International Business Machines CorporationInventors: Liby Boreysha, Yuri Bruck, Gennady Burdo, Michael Zelikson
-
Patent number: 7080340Abstract: In a system 10 for designing an integrated circuit, a preliminary design of the integrated circuit is defined and critical interconnect lines in the preliminary design are identified. Further, any critical interconnect lines which are affected by crossing lines in the preliminary design are identified, and a transmission line model 35 is defined to represent each critical interconnect line. A layout design of the integrated circuit, comprising circuit components and parameters thereof, is then defined using the preliminary design and the transmission line model 35 for each critical interconnect line. Component parameters are then extracted from the layout design for simulation of the design using the extracted component parameters. During this design process, for each transmission line model 35 representing a critical interconnect line affected by a crossing line, an environment terminal 36 is provided.Type: GrantFiled: November 26, 2003Date of Patent: July 18, 2006Assignee: International Business Machines CorporationInventors: David Goren, Rachel Gordin, Michael Zelikson
-
Publication number: 20050134379Abstract: A differential cascode amplifier has first and second cascode circuits, driven by two differential signal sources including input resistances. The first cascode circuit includes a first input transistor having a first collector, a first emitter, and a first base, and a first output transistor having a second collector, a second base, and a second emitter coupled to the first collector. The second cascode circuit includes a second input transistor having a third collector, a third emitter, and a third base, and a second output transistor having a fourth collector, a fourth base, and a fourth emitter coupled to the third collector. The amplifier has a first connection connecting the first base to the fourth base, and a second connection connecting the second base to the third base. This cross-connected differential cascode architecture provides doubled output bandwidth and current gain (in dB), further increasing input impedance and output swing.Type: ApplicationFiled: December 18, 2003Publication date: June 23, 2005Applicant: International Business Machines CorporationInventors: Liby Boreysha, Yuri Bruck, Gennady Burdo, Michael Zelikson
-
Publication number: 20050114819Abstract: In a system 10 for designing an integrated circuit, a preliminary design of the integrated circuit is defined and critical interconnect lines in the preliminary design are identified. Further, any critical interconnect lines which are affected by crossing lines in the preliminary design are identified, and a transmission line model 35 is defined to represent each critical interconnect line. A layout design of the integrated circuit, comprising circuit components and parameters thereof, is then defined using the preliminary design and the transmission line model 35 for each critical interconnect line. Component parameters are then extracted from the layout design for simulation of the design using the extracted component parameters. During this design process, for each transmission line model 35 representing a critical interconnect line affected by a crossing line, an environment terminal 36 is provided.Type: ApplicationFiled: November 26, 2003Publication date: May 26, 2005Applicant: International Business Machines CorporationInventors: David Goren, Rachel Gordin, Michael Zelikson
-
Patent number: 6744395Abstract: A method for converting a signal from analog-to-digital domain. Upon receipt of an ith with triggering signal, where 1≦i≦N, the method includes initiating at least a partial AD operation. Upon completion of the at least partial operation, the method may includes generating and transmitting an ith+1 triggering signal. The ith+1 triggering signal may be adapted to initiate an ith+1 at least partial operation, thereby creating an asynchronous process. The method further includes repeating the above operations until completion of the analog to digital conversion. In some embodiments of the present invention, upon completion of the conversion, i=N and the ith+1 operation is a power-down function.Type: GrantFiled: November 27, 2002Date of Patent: June 1, 2004Assignee: International Business Machines CorporationInventors: Yevgeny Perelman, Eliyahu Shamsaev, Israel Wagner, Michael Zelikson
-
Publication number: 20040100400Abstract: A method for converting a signal from analog-to-digital domain. Upon receipt of an ith triggering signal, where 1≦i≦N, the method includes initiating at least a partial AD operation. Upon completion of the at least partial operation, the method may includes generating and transmitting an ith+1 triggering signal. The ith+1 triggering signal may be adapted to initiate an ith+1 at least partial operation, thereby creating an asynchronous process. The method further includes repeating the above operations until completion of the analog to digital conversion. In some embodiments of the present invention, upon completion of the conversion, i=N and the ith+1 operation is a power-down function.Type: ApplicationFiled: November 27, 2002Publication date: May 27, 2004Applicant: International Business Machines CorporationInventors: Yevgeny Perelman, Eliyahu Shamsaev, Israel Wagner, Michael Zelikson
-
Publication number: 20030172358Abstract: An integrated circuit design kit including one or more circuit components topologies, and one or more critical interconnect lines topologies. The interconnect line topologies may be predefined. The kit may further include one or more circuit components models and one or more critical interconnect lines models.Type: ApplicationFiled: March 6, 2002Publication date: September 11, 2003Applicant: International Business Machines CorporationInventors: Amir Alon, David Goren, Rachel Gordin, Betty Livshitz, Anatoly Sherman, Michael Zelikson
-
Patent number: 6529075Abstract: A differential linear amplifier includes a main differential amplification circuit, coupled to receive a differential input signal at the input of the amplifier and to generate a differential output signal at the output of the amplifier. Odd- and even-order compensation circuits respectively sample odd- and even-order harmonic currents in the main differential amplification circuit and amplify the sampled currents so as to generate odd- and even-order compensation signals for subtraction from the differential output signal. A filter provides phase matching of second- and third-order harmonic components at a desired frequency at the output of the amplifier between the differential output signal and the even- and odd-order compensation signals.Type: GrantFiled: August 10, 2001Date of Patent: March 4, 2003Assignee: International Business Machines CorporationInventors: Yuri Bruck, Gennady Burdo, Michael Zelikson
-
Patent number: 6476649Abstract: Instrumentation driver apparatus, including a main driver, coupled to receive an alternating input signal and having a main circuit structure, which is adapted to generate, in response to the alternating input signal, a main output signal with alternating voltage. The apparatus includes a mirror driver, coupled to receive a direct voltage input and having a mirror circuit structure located in proximity to the main circuit structure, which is adapted to generate a mirror output signal in response to the direct voltage input, such that a variation in an operating condition of the main driver causes a corresponding variation in the mirror output signal. The apparatus further includes a feedback circuit, coupled to receive the mirror output signal, which provides in response to the mirror output signal a feedback stabilization input to the main driver so as to stabilize the main output signal.Type: GrantFiled: November 17, 2000Date of Patent: November 5, 2002Assignee: International Business Machines CorporationInventors: David Goren, Donald J Papae, Michael Zelikson
-
Patent number: 6420663Abstract: An integrated circuit device, including a substrate and a signal source disposed on the substrate. The signal. source is adapted to supply a pair of signals to a first plulrality of customers positioned remote from the signal source on the substrate, each of which customers is adapted to receive the pair of signals. There are a second plurality of conductors, formed substantially within a single layer of conductive material deposited on the substrate, and arranged to distribute the pair of signals from the signal source to each of the customers.Type: GrantFiled: November 30, 2000Date of Patent: July 16, 2002Assignee: International Business Machines CorporationInventors: Michael Zelikson, Moshe Leibowitz, Israel Wagner
-
Publication number: 20020041212Abstract: A differential linear amplifier includes a main differential amplification circuit, coupled to receive a differential input signal at the input of the amplifier and to generate a differential output signal at the output of the amplifier. Odd- and even-order compensation circuits respectively sample odd- and even-order harmonic currents in the main differential amplification circuit and amplify the sampled currents so as to generate odd- and even-order compensation signals for subtraction from the differential output signal. A filter provides phase matching of second- and third-order harmonic components at a desired frequency at the output of the amplifier between the differential output signal and the even- and odd-order compensation signals.Type: ApplicationFiled: August 10, 2001Publication date: April 11, 2002Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Yuri Bruck, Gennady Burdo, Michael Zelikson
-
Publication number: 20020021148Abstract: A variable output voltage swing differential driver including an open-loop current control unit operative to produce a control current, and a voltage output unit receiving the control current and operative to produce a voltage output having a variable output swing.Type: ApplicationFiled: March 15, 1999Publication date: February 21, 2002Inventors: DAVID GOREN, MICHAEL ZELIKSON, VIKTOR ARIEL