Patents by Inventor Ming-Chou Ho
Ming-Chou Ho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8089798Abstract: A method for operating a one-time programmable read-only memory (OTP-ROM) is provided. The OTP-ROM comprises a first gate and a second gate respectively disposed on a gate dielectric layer between a first doped region and a second doped region on a substrate, wherein the first gate is adjacent to the first doped region and coupled to the first doped region, the second gate is adjacent to the second doped region, the first gate is electrically coupled grounded, and the OTP-ROM is programmed through a breakdown effect. The method comprises a step of programming the OTP-ROM under the conditions that a voltage of the second doped region is higher than a voltage of the first doped region, the voltage of the second gate is higher than a threshold voltage to pass the voltage of the second doped region, and the first doped region and the substrate are at a reference voltage.Type: GrantFiled: November 30, 2009Date of Patent: January 3, 2012Assignee: eMemory Technology Inc.Inventors: Tsung-Mu Lai, Shao-Chang Huang, Wen-hao Ching, Chun-Hung Lu, Shih-Chen Wang, Ming-Chou Ho
-
Patent number: 7768059Abstract: A non-volatile single-poly memory device is disclosed. The non-volatile single-poly memory device includes two mirror symmetric unit cells, which is capable of providing improved data correctness. Further, the non-volatile single-poly memory device is operated at low voltages and is fully compatible with logic processes.Type: GrantFiled: March 26, 2007Date of Patent: August 3, 2010Assignee: eMemory Technology Inc.Inventors: Hsin-Ming Chen, Shih-Chen Wang, Ming-Chou Ho, Shih-Jye Shen
-
Publication number: 20100073985Abstract: A method for operating a one-time programmable read-only memory (OTP-ROM) is provided. The OTP-ROM comprises a first gate and a second gate respectively disposed on a gate dielectric layer between a first doped region and a second doped region on a substrate, wherein the first gate is adjacent to the first doped region and coupled to the first doped region, the second gate is adjacent to the second doped region, the first gate is electrically coupled grounded, and the OTP-ROM is programmed through a breakdown effect. The method comprises a step of programming the OTP-ROM under the conditions that a voltage of the second doped region is higher than a voltage of the first doped region, the voltage of the second gate is higher than a threshold voltage to pass the voltage of the second doped region, and the first doped region and the substrate are at a reference voltage.Type: ApplicationFiled: November 30, 2009Publication date: March 25, 2010Applicant: EMEMORY TECHNOLOGY INC.Inventors: Tsung-Mu Lai, Shao-Chang Huang, Wen-hao Ching, Chun-Hung Lu, Shih-Chen Wang, Ming-Chou Ho
-
Publication number: 20100006924Abstract: A one-time programmable read-only memory (OTP-ROM) including a substrate, a first doped region, a second doped region, a third doped region, a first dielectric layer, a select gate, a second dielectric layer, a first channel, a second channel and a silicide layer is provided. The first doped region, the second doped region and the third doped region are disposed apart in a substrate. The first dielectric layer is disposed on the substrate between the first doped region and the second doped region. The select gate is disposed on the first dielectric layer. The second dielectric layer is disposed on the substrate between the second doped region and the third doped region. The silicide layer is disposed on the first doped region, the second doped region and the third doped region. The OTP-ROM stores data by a punch-through effect occurring between the second doped region and the third doped region.Type: ApplicationFiled: July 11, 2008Publication date: January 14, 2010Applicant: EMEMORY TECHNOLOGY INC.Inventors: Hsin-Ming Chen, Shao-Chang Huang, Shih-Chen Wang, Tsung-Mu Lai, Ming-Chou Ho, Chrong-Jung Lin
-
Publication number: 20080296701Abstract: A one-time programmable read-only memory (OTP-ROM) including a substrate, a first doped region, a second doped region, a gate dielectric layer, a first gate and a second gate. The substrate is of a first conductive type. The first doped region and the second doped region are of a second conductive type and are separately disposed in the substrate. The gate dielectric layer is disposed on the substrate between the first doped region and the second doped region. The first gate and the second gate are disposed on the gate dielectric layer, respectively. The first gate is adjacent to the first doped region, while the second gate is adjacent to the second doped region. Here, the first gate is electrically coupled grounded, and the OTP-ROM is programmed through a breakdown effect.Type: ApplicationFiled: December 14, 2007Publication date: December 4, 2008Applicant: eMemory Technology Inc.Inventors: Tsung-Mu Lai, Shao-Chang Huang, Wen-hao Ching, Chun-Hung Lu, Shih-Chen Wang, Ming-Chou Ho
-
Patent number: 7447082Abstract: A single-poly non-volatile memory cell that is fully compatible with nano-scale semiconductor manufacturing process is provided. The single-poly non-volatile memory cell includes an ion well, a gate formed on the ion well, a gate dielectric layer between the gate and the ion well, a dielectric stack layer on sidewalls of the gate, a source doping region and a drain doping region. The dielectric stack layer includes a first oxide layer deposited on the sidewalls of the gate and extends to the ion well, and a silicon nitride layer formed on the first oxide layer. The silicon nitride layer functions as a charge-trapping layer.Type: GrantFiled: November 1, 2006Date of Patent: November 4, 2008Assignee: eMemory Technology Inc.Inventors: Shih-Chen Wang, Hsin-Ming Chen, Chun-Hung Lu, Ming-Chou Ho, Shih-Jye Shen, Ching-Hsiang Hsu
-
Patent number: 7433243Abstract: A non-volatile memory formed on a first conductive type substrate is provided. The non-volatile memory includes a gate, a second conductive type drain region, a charge storage layer, and a second conductive type first lightly doped region. The gate is formed on the first conductive type substrate. The second conductive type drain region is formed in the first conductive type substrate at the first side of the gate. The charge storage layer is formed on the first conductive type substrate at the first side of the gate and between the second conductive type drain region and the gate. The second conductive type first lightly doped region is formed in the first conductive type substrate at the second side of the gate. The second side is opposite to the first side.Type: GrantFiled: November 9, 2006Date of Patent: October 7, 2008Assignee: eMemory Technology Inc.Inventors: Shih-Chen Wang, Hsin-Ming Chen, Chun-Hung Lu, Ming-Chou Ho, Shih-Jye Shen, Ching-Hsiang Hsu
-
Publication number: 20080138956Abstract: A semiconductor device formed on a first conductive type substrate is provided. The device includes a gate, a second conductive type drain region, a second conductive type source region, and a second conductive type first lightly doped region. The gate is formed on the first conductive type substrate. The second conductive type drain region and the second conductive type source region are formed in the first conductive type substrate at both sides of the gate. The second conductive type first lightly doped region is formed in the first conductive type substrate between the gate and the second conductive type source region.Type: ApplicationFiled: December 21, 2007Publication date: June 12, 2008Applicant: EMEMORY TECHNOLOGY INC.Inventors: Shih-Chen Wang, Hsin-Ming Chen, Chun-Hung Lu, Ming-Chou Ho, Shih-Jye Shen, Ching-Hsiang Hsu
-
Publication number: 20070296034Abstract: A single-poly SOI memory cell includes a PMOS select transistor serially connected with a floating-gate PMOS transistor on an SOI substrate. The PMOS select transistor includes a select gate, a P+ source region and a P+ drain/source region. The floating-gate PMOS transistor includes a floating gate, a P+ drain region and the P+ drain/source region, wherein the P+ drain/source region is shared by the PMOS select transistor and the floating-gate PMOS transistor. A floating first N+ doping region is disposed within the P+ drain/source region. The first N+ doping region, which is adjacent to the floating gate, acts as a source-tie pick-up.Type: ApplicationFiled: June 8, 2007Publication date: December 27, 2007Inventors: Hsin-Ming Chen, Shih-Chen Wang, Ming-Chou Ho, Shih-Jye Shen
-
Publication number: 20070296018Abstract: A non-volatile single-poly memory device is disclosed. The non-volatile single-poly memory device includes two mirror symmetric unit cells, which is capable of providing improved data correctness. Further, the non-volatile single-poly memory device is operated at low voltages and is fully compatible with logic processes.Type: ApplicationFiled: March 26, 2007Publication date: December 27, 2007Inventors: Hsin-Ming Chen, Shih-Chen Wang, Ming-Chou Ho, Shih-Jye Shen
-
Publication number: 20070109861Abstract: A single-poly non-volatile memory cell that is fully compatible with nano-scale semiconductor manufacturing process is provided. The single-poly non-volatile memory cell includes an ion well, a gate formed on the ion well, a gate dielectric layer between the gate and the ion well, a dielectric stack layer on sidewalls of the gate, a source doping region and a drain doping region. The dielectric stack layer includes a first oxide layer deposited on the sidewalls of the gate and extends to the ion well, and a silicon nitride layer formed on the first oxide layer. The silicon nitride layer functions as a charge-trapping layer.Type: ApplicationFiled: November 1, 2006Publication date: May 17, 2007Inventors: Shih-Chen Wang, Hsin-Ming Chen, Chun-Hung Lu, Ming-Chou Ho, Shih-Jye Shen, Ching-Hsiang Hsu
-
Publication number: 20070108507Abstract: A non-volatile memory formed on a first conductive type substrate is provided. The non-volatile memory includes a gate, a second conductive type drain region, a charge storage layer, and a second conductive type first lightly doped region. The gate is formed on the first conductive type substrate. The second conductive type drain region is formed in the first conductive type substrate at the first side of the gate. The charge storage layer is formed on the first conductive type substrate at the first side of the gate and between the second conductive type drain region and the gate. The second conductive type first lightly doped region is formed in the first conductive type substrate at the second side of the gate. The second side is opposite to the first side.Type: ApplicationFiled: November 9, 2006Publication date: May 17, 2007Applicant: EMEMORY TECHNOLOGY INC.Inventors: Shih-Chen Wang, Hsin-Ming Chen, Chun-Hung Lu, Ming-Chou Ho, Shih-Jye Shen, Ching-Hsiang Hsu
-
Publication number: 20070108470Abstract: A semiconductor device formed on a first conductive type substrate is provided. The device includes a gate, a second conductive type drain region, a second conductive type source region, and a second conductive type first lightly doped region. The gate is formed on the first conductive type substrate. The second conductive type drain region and the second conductive type source region are formed in the first conductive type substrate at both sides of the gate. The second conductive type first lightly doped region is formed in the first conductive type substrate between the gate and the second conductive type source region.Type: ApplicationFiled: November 7, 2006Publication date: May 17, 2007Applicant: EMEMORY TECHNOLOGY INC.Inventors: Shih-Chen Wang, Hsin-Ming Chen, Chun-Hung Lu, Ming-Chou Ho, Shih-Jye Shen, Ching-Hsiang Hsu
-
Publication number: 20070109869Abstract: A non-volatile memory formed on a first conductive type substrate is provided. The non-volatile memory includes a gate, a second conductive type drain region, a charge storage layer, and a second conductive type first lightly doped region. The gate is formed on the first conductive type substrate. The second conductive type drain region is formed in the first conductive type substrate at the first side of the gate. The charge storage layer is formed on the first conductive type substrate at the first side of the gate and between the second conductive type drain region and the gate. The second conductive type first lightly doped region is formed in the first conductive type substrate at the second side of the gate. The second side is opposite to the first side.Type: ApplicationFiled: November 9, 2006Publication date: May 17, 2007Applicant: EMEMORY TECHNOLOGY INC.Inventors: Shih-Chen Wang, Hsin-Ming Chen, Chun-Hung Lu, Ming-Chou Ho, Shih-Jye Shen, Ching-Hsiang Hsu
-
Publication number: 20070111357Abstract: A non-volatile memory formed on a first conductive type substrate is provided. The non-volatile memory includes a gate, a second conductive type drain region, a charge storage layer, and a second conductive type first lightly doped region. The gate is formed on the first conductive type substrate. The second conductive type drain region is formed in the first conductive type substrate at the first side of the gate. The charge storage layer is formed on the first conductive type substrate at the first side of the gate and between the second conductive type drain region and the gate. The second conductive type first lightly doped region is formed in the first conductive type substrate at the second side of the gate. The second side is opposite to the first side.Type: ApplicationFiled: November 7, 2006Publication date: May 17, 2007Applicant: EMEMORY TECHNOLOGY INC.Inventors: Shih-Chen Wang, Hsin-Ming Chen, Chun-Hung Lu, Ming-Chou Ho, Shih-Jye Shen, Ching-Hsiang Hsu
-
Patent number: 6920067Abstract: A system on chip (SOC) contains a core circuit and an input/output (I/O) circuit embedded with an array of single-poly erasable programmable read only memory cells, each of which comprises a first PMOS transistor serially connected to a second PMOS transistor. The first and second PMOS transistors are both formed on an N-well of a P-type substrate. The first PMOS transistor includes a single-poly floating gate, a first P+ doped drain region and a first P+ doped source region, the second PMOS transistor includes a single-poly select gate and a second P+ doped source region, and the first P+ doped source region of the first PMOS transistor serves as a drain of the second PMOS transistor.Type: GrantFiled: December 25, 2002Date of Patent: July 19, 2005Assignee: eMemory Technology Inc.Inventors: Ching-Hsiang Hsu, Chih-Hsun Chu, Ming-Chou Ho, Shih-Jye Shen
-
Patent number: 6914825Abstract: A NVM device encompasses a MOS select transistor including a select gate electrically connected to a word line, a first source doping region electrically connected to a source line, and a first drain doping region. A MOS floating gate transistor is serially electrically connected to the MOS select transistor. The MOS floating gate transistor comprises a floating gate, a second source doping region electrically connected to the first drain doping region of the MOS select transistor, and a second drain doping region electrically connected to a bit line. The second source doping region and the second drain doping region define a floating gate channel. When the MOS floating gate transistor is programmed via a hot electron injection (HEI) mode, the floating gate is a P+ doped floating gate; when the MOS floating gate transistor is programmed via a hot hole injection (HHI) mode, the floating gate is an N+ doped floating gate.Type: GrantFiled: April 3, 2003Date of Patent: July 5, 2005Assignee: eMemory Technology Inc.Inventors: Ching-Hsiang Hsu, Shih-Jye Shen, Ming-Chou Ho
-
Patent number: 6842374Abstract: An electrically erasable programmable logic device (EEPLD) contains a P-type substrate. A first N-type doped region is disposed in the P-type substrate. A first gate, which is used to store data, overlies the P-type substrate and is adjacent to the first N-type doped region. A second N-type doped region is laterally disposed in the P-type substrate. The second N-type doped region is also adjacent to the first gate. A second gate, which acts as a select gate or select gate of the EEPLD, overlies the P-type substrate and is adjacent to the second N-type doped region. A third N-type doped region is disposed in the P-type substrate. The third N-type doped region is adjacent to the second gate.Type: GrantFiled: January 6, 2003Date of Patent: January 11, 2005Assignee: eMemory Technology Inc.Inventors: Kung-Hong Lee, Ching-Hsiang Hsu, Ya-Chin King, Shih-Jye Shen, Ming-Chou Ho
-
Patent number: 6822286Abstract: A CMOS-compatible read only memory (ROM) includes a first single-poly PMOS transistor that is serially electrically connected to a second single-poly PMOS transistor for recording digital data “1” or digital data “0”. The first and second single-poly PMOS transistors are both formed on an N-well of a P-type substrate. The first single-poly PMOS transistor includes a select gate electrically connected to a word line, a first P+ source doping region electrically connected to a source line, and a first P+ drain doping region. The second single-poly PMOS transistor includes a floating gate, a second P+ source doping region electrically connected to the first P+ drain doping region, and a second P+ drain doping region electrically connected to a bit line. The second P+ source doping region and the second P+ drain doping region define a floating gate channel region under the floating gate. A fast FPLD-to-ROM conversion method is also disclosed.Type: GrantFiled: April 3, 2003Date of Patent: November 23, 2004Assignee: eMemory Technology Inc.Inventors: Ching-Hsiang Hsu, Wei-Zhe Wong, Shih-Jye Shen, Hsin-Ming Chen, Shih-Chan Huang, Ming-Chou Ho
-
Patent number: 6812083Abstract: A fabrication method for a non-volatile memory includes providing a first metal oxide semiconductor (MOS) transistor having a control gate and a second MOS transistor having a source, a drain, and a floating gate. The first MOS transistor and the second MOS transistor are formed on a well. The method further includes biasing the first MOS with a first biasing voltage to actuate the first MOS transistor, biasing the second MOS transistor with a second biasing voltage to enable the second MOS transistor to generate a gate current, and adjusting capacitances between the floating gate of the second MOS transistor and the drain, the source, the control gate, and the well according to voltage difference between the floating gate of the second MOS transistor and the source of the second MOS transistor.Type: GrantFiled: June 18, 2003Date of Patent: November 2, 2004Assignee: eMemory Technology Inc.Inventors: Shih-Jye Shen, Wei-Zhe Wong, Ming-Chou Ho, Hsin-Ming Chen