Patents by Inventor Ming-Dou Ker
Ming-Dou Ker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180053760Abstract: A self-balanced diode device includes a substrate, a doped well, at least one first conductivity type heavily doped fin and at least two second conductivity type heavily doped fins. The doped well is arranged in the substrate. The first conductivity type heavily doped fin is arranged in the doped well, arranged in a line along a first direction, and protruded up from a surface of the substrate. The second conductivity type heavily doped fins is arranged in the doped well, arranged in a line along a second direction intersecting the first direction, respectively arranged at two opposite sides of the first conductivity type heavily doped fin, and protruded up from the surface of the substrate. Each second conductivity type heavily doped fin and the first conductivity type heavily doped fin are spaced at a fixed interval.Type: ApplicationFiled: March 23, 2017Publication date: February 22, 2018Inventors: MING-DOU KER, WOEI-LIN WU, JAMES JENG-JIE PENG, RYAN HSIN-CHIN JIANG
-
Patent number: 9857811Abstract: A programmable power discharge circuit and a method of discharging power are provided. The programmable power discharge circuit includes a programmable voltage controller, a detect circuit, and a discharge circuit. The programmable voltage controller selects and provides a threshold voltage by a voltage divider including a plurality of impedance components. The detect circuit detects a difference between the threshold voltage and a working voltage to decide whether the working voltage is discharged.Type: GrantFiled: February 6, 2015Date of Patent: January 2, 2018Assignee: National Chiao Tung UniversityInventors: Ming-Dou Ker, Wan-Hsueh Cheng
-
Publication number: 20170309612Abstract: A silicon controlled rectifier including a semiconductor substrate, first and second semiconductor wells, first and second semiconductor regions, third and fourth semiconductor regions and a silicide layer is provided. The first and the second semiconductor wells are formed in the semiconductor substrate. The first and the second semiconductor regions are respectively formed in the first and the second semiconductor wells in spaced apart relation. The third and the fourth semiconductor regions are respectively formed in the first and the second semiconductor wells. The silicide layer is formed on the third and the fourth semiconductor regions. The silicon controlled rectifier is at least suitable for high frequency circuit application. The silicon controlled rectifier has a relatively low trigger voltage, a relatively high electrostatic discharge level, and a relatively low capacitance.Type: ApplicationFiled: September 26, 2016Publication date: October 26, 2017Applicant: Novatek Microelectronics Corp.Inventors: Chun-Yu Lin, Jie-Ting Chen, Ming-Dou Ker, Tzu-Chien Tzeng, Keko-Chun Liang, Ju-Lin Huang
-
Patent number: 9786653Abstract: A self-balanced diode device includes a substrate, a doped well, at least one first conductivity type heavily doped fin and at least two second conductivity type heavily doped fins. The doped well is arranged in the substrate. The first conductivity type heavily doped fin is arranged in the doped well, arranged in a line along a first direction, and protruded up from a surface of the substrate. The second conductivity type heavily doped fins is arranged in the doped well, arranged in a line along a second direction intersecting the first direction, respectively arranged at two opposite sides of the first conductivity type heavily doped fin, and protruded up from the surface of the substrate. Each second conductivity type heavily doped fin and the first conductivity type heavily doped fin are spaced at a fixed interval.Type: GrantFiled: August 19, 2016Date of Patent: October 10, 2017Assignee: Amazing Microelectronic Corp.Inventors: Ming-Dou Ker, Woei-Lin Wu, James Jeng-Jie Peng, Ryan Hsin-Chin Jiang
-
Patent number: 9780085Abstract: An electronic static discharge protection apparatus provided. A plurality of ESD circuits serially coupled between a pad and a internal circuit, a first stage ESD circuit includes a ESD element directly coupled to the pad, and a last stage ESD circuit includes an inductive element directly coupled to the internal circuit, so as to improve electronic discharge protecting ability of the ESD protection apparatus and increase circuit operation bandwidth without signal loss attenuation.Type: GrantFiled: December 9, 2016Date of Patent: October 3, 2017Assignee: Novatek Microelectronics Corp.Inventors: Rong-Kun Chang, Jie-Ting Chen, Chun-Yu Lin, Ming-Dou Ker, Tzu-Chien Tzeng, Ping-Chang Lin
-
Patent number: 9748220Abstract: A gate-bounded silicon controlled rectifier includes a substrate, an N-type well region, a P-type well region, a first N-type semiconductor region, a first P-type semiconductor region, a second N-type semiconductor region, a second P-type semiconductor region and a third semiconductor region. The N-type well region and the P-type well region are disposed in the substrate. The first N-type semiconductor region is disposed in the N-type well region. The first P-type semiconductor region is disposed in the P-type well region. The second N-type semiconductor region is disposed in the P-type well region and located between the first N-type semiconductor region and the first P-type semiconductor region. The second P-type semiconductor region is disposed in the N-type well region and located between the first N-type semiconductor region and the first P-type semiconductor region. The third semiconductor region is located between the second N-type semiconductor region and the second P-type semiconductor region.Type: GrantFiled: January 4, 2017Date of Patent: August 29, 2017Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chun-Yu Lin, Ming-Dou Ker, Wen-Tai Wang
-
Patent number: 9748219Abstract: A self-balanced silicon-controlled rectification device includes a substrate, an N-type doped well, a P-type doped well, at least one heavily doped clamping fin, at least one first P-type heavily doped fin, and at least one first N-type heavily doped fin. The N-type doped well and the P-type doped well are arranged in the substrate. The heavily doped clamping fin is arranged in the N-type doped well and the P-type well and protruded up from a surface of the substrate. The first P-type heavily doped fin and the first N-type heavily doped fin are respectively arranged in the N-type doped well and the P-type doped well, and protruded up from the surface of the substrate. The abovementioned elements forms silicon-controlled rectifiers (SCRs) are forward biased to generate uniform electrostatic discharge (ESD) currents through the SCRs.Type: GrantFiled: August 19, 2016Date of Patent: August 29, 2017Assignee: Amazing Microelectronic Corp.Inventors: Ming-Dou Ker, Woei-Lin Wu, James Jeng-Jie Peng, Ryan Hsin-Chin Jiang
-
Patent number: 9728530Abstract: A bipolar transistor device includes a substrate and at least one first transistor unit. The first transistor unit includes a first doped well of first conductivity type, at least one first fin-based structure and at least one second fin-based structure. The first fin-based structure includes a first gate strip and first doped fins arranged in the first doped well, and the first gate strip is floating. The second fin-based structure includes a second gate strip and second doped fins arranged in the first doped well, and the second gate strip is floating. The first doped fins, the second doped fins and the first doped well form first BJTs, and the first doped fins and the second doped fins are respectively coupled to high and low voltage terminals.Type: GrantFiled: December 20, 2016Date of Patent: August 8, 2017Assignee: Amazing Microelectronic Corp.Inventors: Ming-Dou Ker, Woei-Lin Wu, James Jeng-Jie Peng, Ryan Hsin-Chin Jiang
-
Patent number: 9722097Abstract: A semiconductor device is provided. The semiconductor device includes a substrate; a well region disposed in the substrate; an isolation structure surrounding an active region in the well region; a source region disposed in the well region; a drain region disposed in the well region; a second conductive type first doped region disposed in the well region and disposed along a periphery of the active region; a second conductive type second doped region disposed in the well region and under the source region, the drain region and the second conductive type first doped region, wherein the second conductive type second doped region is in direct contact with the second conductive type first doped region; a source electrode; a drain electrode and a gate electrode. The present disclosure also provides a method for manufacturing the semiconductor device.Type: GrantFiled: September 16, 2015Date of Patent: August 1, 2017Assignee: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Karuna Nidhi, Federico Agustin Altolaguirre, Ming-Dou Ker, Geeng-Lih Lin
-
Publication number: 20170194786Abstract: An electrostatic discharge (ESD) protection device and an operation method of the ESD protection device are provided. The ESD protection device includes an ESD current rail, an ESD protection element string, and a bias circuit. A first end and a second end of the ESD protection element string are electrically connected to the ESD current rail and a signal pad, respectively. The ESD protection element string includes a first ESD protection element and a second ESD protection element that are serially connected. The bias circuit is electrically connected to the ESD protection element string to provide a bias voltage to a common connection node between the first ESD protection element and the second ESD protection element.Type: ApplicationFiled: December 31, 2015Publication date: July 6, 2017Inventors: Tzu-Chien Tzeng, Jie-Ting Chen, Chun-Yu Lin, Ming-Dou Ker
-
Patent number: 9636513Abstract: A defibrillator device is provided. The defibrillator device includes a first electrode, a second electrode, a readout module, a USB interface, a voltage converter and a stimulation module. When the first and second electrodes contact the chest of a patient, the readout module obtains a physiologic rhythm signal of the patient and provides a heart rhythm signal according to the first physiologic rhythm signal. According to a first voltage from a portable electronic device, the voltage converter generates a second voltage when the first USB interface is coupled to the portable electronic device, wherein the second voltage is larger than the first voltage. When the physiologic rhythm signal indicates that cardiac arrhythmia is present in the patient, the stimulation module provides an electric shock energy to the chest of the patient via the first and second electrodes according to the second voltage.Type: GrantFiled: January 21, 2015Date of Patent: May 2, 2017Assignee: Winbond Electronics Corp.Inventors: Ming-Ying Kuo, Ming-Dou Ker
-
Publication number: 20170077316Abstract: A semiconductor device is provided. The semiconductor device includes a substrate; a well region disposed in the substrate; an isolation structure surrounding an active region in the well region; a source region disposed in the well region; a drain region disposed in the well region; a second conductive type first doped region disposed in the well region and disposed along a periphery of the active region; a second conductive type second doped region disposed in the well region and under the source region, the drain region and the second conductive type first doped region, wherein the second conductive type second doped region is in direct contact with the second conductive type first doped region; a source electrode; a drain electrode and a gate electrode. The present disclosure also provides a method for manufacturing the semiconductor device.Type: ApplicationFiled: September 16, 2015Publication date: March 16, 2017Applicant: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Karuna NIDHI, Federico Agustin ALTOLAGUIRRE, Ming-Dou KER, Geeng-Lih LIN
-
Publication number: 20170069618Abstract: In the disclosure, an electrostatic discharge (ESD) protection circuit is coupled between a first power rail and a second power rail to discharge any ESD stress. The ESD protection circuit includes a detection circuit, a triggering circuit, and a dual silicon controlled rectifier (DSCR) device. When an ESD stresses is being applied to the first or second power rail, the detection circuit may first detect the ESD stresses and output a detection signal to the triggering circuit. The triggering circuit generates a triggering signal based on the detection signal and the polarity of the ESD stress. Then, the DSCR device is symmetrically triggered based on the triggering signal received at a common node between at least two transistors of the same type. The exemplary ESD protection circuit may be implemented in nanoscale manufactured integrated circuit and achieve good ESD robustness while maintaining low standby leakage current and relatively small silicon footprint.Type: ApplicationFiled: August 26, 2016Publication date: March 9, 2017Applicant: Novatek Microelectronics Corp.Inventors: Federico Agustin Altolaguirre, Ming-Dou Ker, Tzu-Chien Tzeng, Ju-Lin Huang
-
Publication number: 20160329318Abstract: A diode includes a substrate, a first insulating layer, a second insulating layer, a well, a deep doped region, a first doped region, and a second doped region. The first insulating layer is disposed on the substrate. The second insulating layer is disposed on the substrate, and defines a cell region with the first insulating layer. The well is disposed on the substrate and beneath the cell region. The deep doped region is disposed in the well and beneath the cell region. The first doped region is disposed in the cell region and on the deep doped region. The second doped region is disposed adjacent to the first doped region. The second doped region is disposed on the deep doped region, and is electrically isolated from the well through the deep doped region and the first doped region.Type: ApplicationFiled: August 30, 2015Publication date: November 10, 2016Inventors: Chun-Yu LIN, Ming-Dou KER, Wen-Tai WANG
-
Patent number: 9437591Abstract: A cross-domain electrostatic protection device having four embedded silicon controlled rectifiers (a QSCR structure) embedded in a single cell. Two grounded-gate NMOS transistors are embedded into the cross-domain electrostatic protection device for reducing trigger voltage of the QSCR structure. Furthermore, an external trigger circuit and a bias circuit are applied to the cross-domain electrostatic protection device to reduce trigger voltage of the QSCR structure and leakage current.Type: GrantFiled: September 9, 2015Date of Patent: September 6, 2016Assignee: Vanguard International Semiconductor CorporationInventors: Karuna Nidhi, Federico Agustin Altolaguirre, Ming-Dou Ker, Geeng-Lih Lin
-
Patent number: 9425183Abstract: An active guard ring structure is provided, which is applicable to improving latch-up immunity during the latch-up current test (I-test). The proposed active guard ring structure comprises an I/O circuit and an active protection circuit, wherein the I/O circuit receives a trigger current via an input pad and generates a corresponding bulk current since being triggered. The active protection circuit, connected between the I/O circuit and a core circuit, detects whether the trigger current is a positive or negative current pulse. When an intensity of the trigger current is larger than a threshold value, the active protection circuit controls the I/O circuit to provide a sink or compensation current so as to neutralize the bulk current and to reduce the net current flowing into or sourced from the core circuit, thereby increasing the latch-up resistance and immunity of the core circuit.Type: GrantFiled: August 26, 2014Date of Patent: August 23, 2016Assignee: National Chiao Tung UniversityInventors: Ming-Dou Ker, Hui-Wen Tsai
-
Publication number: 20160233688Abstract: A programmable power discharge circuit and a method of discharging power are provided. The programmable power discharge circuit includes a programmable voltage controller, a detect circuit, and a discharge circuit. The programmable voltage controller selects and provides a threshold voltage by a voltage divider including a plurality of impedance components. The detect circuit detects a difference between the threshold voltage and a working voltage to decide whether the working voltage is discharged.Type: ApplicationFiled: February 6, 2015Publication date: August 11, 2016Inventors: Ming-Dou Ker, Wan-Hsueh Cheng
-
Publication number: 20160206894Abstract: A defibrillator device is provided. The defibrillator device includes a first electrode, a second electrode, a readout module, a USB interface, a voltage converter and a stimulation module. When the first and second electrodes contact the chest of a patient, the readout module obtains a physiologic rhythm signal of the patient and provides a heart rhythm signal according to the first physiologic rhythm signal. According to a first voltage from a portable electronic device, the voltage converter generates a second voltage when the first USB interface is coupled to the portable electronic device, wherein the second voltage is larger than the first voltage. When the physiologic rhythm signal indicates that cardiac arrhythmia is present in the patient, the stimulation module provides an electric shock energy to the chest of the patient via the first and second electrodes according to the second voltage.Type: ApplicationFiled: January 21, 2015Publication date: July 21, 2016Inventors: Ming-Ying KUO, Ming-Dou KER
-
Publication number: 20160209461Abstract: In a test device for eliminating electrostatic charges, an elimination integrated circuit (IC) has a plurality of first pins, a second pin and a third pin. The first pins are respectively connected with a plurality of fourth pins of at least one tested integrated circuit (IC), and electrostatic charges are on a surface of the tested IC. The third pin is connected with ground. The fourth pins respectively contact a plurality of probes of a tester. The second pin receives a turn-on signal, the elimination IC uses the turn-on signal to form conduction paths between the tested IC and ground and to discharge the electrostatic charges to ground through the first pins and the third pin. Then, the second pin receives a turn-off signal, the elimination IC uses the turn-off signal to cut off the conduction paths and the tester tests the tested IC.Type: ApplicationFiled: January 15, 2015Publication date: July 21, 2016Inventors: MING-DOU KER, CHE-HAO CHUANG
-
Publication number: 20160209463Abstract: In a test method for eliminating electrostatic charges, at least one test process is firstly performed by a test equipment comprising a tester and a platform, and electrostatic charges are generated on the test equipment in the test process. In the test process, the tester contacts and tests at least one tested integrated circuit (IC) on a test area of the platform, and then the tested IC is removed from the tester and the test area. Next, a conduction device which is grounded is moved to the test area, so that the tester contacts the conduction device to discharge the electrostatic charges to ground. Next, the conduction device is removed from the tester and the test area. Finally, the method returns to the test process to test the next tested IC.Type: ApplicationFiled: January 15, 2015Publication date: July 21, 2016Inventors: MING-DOU KER, CHE-HAO CHUANG