Patents by Inventor Ming-Hua Chang
Ming-Hua Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240147606Abstract: An electronic device includes a first substrate structure, multiple electronic elements and a second substrate structure. The first substrate structure includes a first substrate. The electronic elements are disposed on the first substrate. The second substrate structure is coupled to the first substrate structure. The second substrate structure includes a second substrate, a protection circuit, a driving circuit and a bonding pad. The protection circuit is disposed on the second substrate. The driving circuit is disposed on the second substrate and configured to drive at least a part of the electronic elements. The bonding pad is disposed on the second substrate. The protection circuit is respectively coupled to the bonding pad and the driving circuit. The electronic device may reduce the damage caused by electrostatic discharge or reduce the impact of the bonding process of the bonding pad on signal conduction.Type: ApplicationFiled: September 14, 2023Publication date: May 2, 2024Applicant: Innolux CorporationInventors: Mu-Fan Chang, Yi-Hua Hsu, Hung-Sheng Liao, Min-Hsin Lo, Ming-Chun Tseng, Ker-Yih Kao
-
Publication number: 20240134149Abstract: An imaging lens module with auto focus function includes an imaging lens assembly, an electromagnetic driving component assembly and a lens carrier. The imaging lens assembly has an optical axis. The electromagnetic driving component assembly drives the imaging lens assembly to move in a direction parallel to the optical axis by a Lorentz force. The imaging lens assembly is mounted to the lens carrier such that the imaging lens assembly can be wholly driven by the Lorentz force. The lens carrier includes an object-side part, a mounting structure and a plurality of plate portions. The object-side part includes a tip-end minimal aperture configured for light to travel through; and a tapered surface which surrounds an area tapered off from image side to object side. The mounting structure and the plate portions are configured for at least a part of the electromagnetic driving component assembly to be mounted thereto.Type: ApplicationFiled: January 2, 2024Publication date: April 25, 2024Applicant: LARGAN DIGITAL CO.,LTD.Inventors: Chun-Hua TSAI, Ming-Ta CHOU, Ming-Shun CHANG
-
Publication number: 20240113205Abstract: A method includes forming a first semiconductor fin and a second semiconductor fin in an n-type Fin Field-Effect (FinFET) region and a p-type FinFET region, respectively, forming a first dielectric fin and a second dielectric fin in the n-type FinFET region and the p-type FinFET region, respectively, forming a first epitaxy mask to cover the second semiconductor fin and the second dielectric fin, performing a first epitaxy process to form an n-type epitaxy region based on the first semiconductor fin, removing the first epitaxy mask, forming a second epitaxy mask to cover the n-type epitaxy region and the first dielectric fin, performing a second epitaxy process to form a p-type epitaxy region based on the second semiconductor fin, and removing the second epitaxy mask. After the second epitaxy mask is removed, a portion of the second epitaxy mask is left on the first dielectric fin.Type: ApplicationFiled: November 28, 2023Publication date: April 4, 2024Inventors: Chih-Chiang Chang, Ming-Hua Yu, Li-Li Su
-
Publication number: 20240113032Abstract: Interconnect structure packages (e.g., through silicon vias (TSV) packages, through interlayer via (TIV) packages) may be pre-manufactured as opposed to forming TIVs directly on a carrier substrate during a manufacturing process for a semiconductor die package at backend packaging facility. The interconnect structure packages may be placed onto a carrier substrate during manufacturing of a semiconductor device package, and a semiconductor die package may be placed on the carrier substrate adjacent to the interconnect structure packages. A molding compound layer may be formed around and in between the interconnect structure packages and the semiconductor die package.Type: ApplicationFiled: April 25, 2023Publication date: April 4, 2024Inventors: Kai-Fung CHANG, Chin-Wei LIANG, Sheng-Feng WENG, Ming-Yu YEN, Cheyu LIU, Hung-Chih CHEN, Yi-Yang LEI, Ching-Hua HSIEH
-
Publication number: 20240113112Abstract: Methods of cutting gate structures and fins, and structures formed thereby, are described. In an embodiment, a substrate includes first and second fins and an isolation region. The first and second fins extend longitudinally parallel, with the isolation region disposed therebetween. A gate structure includes a conformal gate dielectric over the first fin and a gate electrode over the conformal gate dielectric. A first insulating fill structure abuts the gate structure and extends vertically from a level of an upper surface of the gate structure to at least a surface of the isolation region. No portion of the conformal gate dielectric extends vertically between the first insulating fill structure and the gate electrode. A second insulating fill structure abuts the first insulating fill structure and an end sidewall of the second fin. The first insulating fill structure is disposed laterally between the gate structure and the second insulating fill structure.Type: ApplicationFiled: December 1, 2023Publication date: April 4, 2024Inventors: Ryan Chia-Jen Chen, Cheng-Chung Chang, Shao-Hua Hsu, Yu-Hsien Lin, Ming-Ching Chang, Li-Wei Yin, Tzu-Wen Pan, Yi-Chun Chen
-
Publication number: 20240088279Abstract: A method for forming a semiconductor structure includes the steps of forming a stacked structure on a substrate, forming an insulating layer on the stacked structure, forming a passivation layer on the insulating layer, performing an etching process to form an opening through the passivation layer and the insulating layer to expose a portion of the stacked structure and an extending portion of the insulating layer, and forming a contact structure filling the opening and directly contacting the stacked structure, wherein the extending portion of the insulating layer is adjacent to a surface of the stacked structure directly contacting the contact structure.Type: ApplicationFiled: November 27, 2023Publication date: March 14, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Ming-Hua Chang, Po-Wen Su, Chih-Tung Yeh
-
Publication number: 20230112917Abstract: A fabricating method of a high electron mobility transistor includes providing a substrate. Then, a channel layer, an active layer, a P-type group III-V compound material layer, a metal compound material layer, a hard mask material layer and a patterned photoresist are formed to cover the substrate. Later, a dry etching process is performed to etch the hard mask material layer and the metal compound material layer to form a hard mask and a metal compound layer by taking the patterned photoresist as a mask. During the dry etching process, a spacer generated by by-products is formed to surround the patterned photoresist, the hard mask and the metal compound layer. After the dry etching process, the P-type group III-V compound material layer is etched by taking the spacer and the patterned photoresist as a mask.Type: ApplicationFiled: October 31, 2021Publication date: April 13, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventors: Ming-Hua Chang, Kun-Yuan Liao, Lung-En Kuo, Chih-Tung Yeh
-
Publication number: 20230102890Abstract: A method for fabricating high electron mobility transistor (HEMT) includes the steps of: forming a buffer layer on a substrate; forming a patterned mask on the buffer layer; using the patterned mask to remove the buffer layer for forming ridges and a damaged layer on the ridges; removing the damaged layer; forming a barrier layer on the ridges; and forming a p-type semiconductor layer on the barrier layer.Type: ApplicationFiled: December 6, 2022Publication date: March 30, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventors: Po-Wen Su, Ming-Hua Chang, Shui-Yen Lu
-
Publication number: 20230100904Abstract: A high electron mobility transistor (HEMT) includes a buffer layer on a substrate, ridges extending along a first direction on the buffer layer, gaps extending along the first direction between the ridges, a p-type semiconductor layer extending along a second direction on the ridges and inserted into the gaps, and a source electrode and a drain electrode adjacent to two sides of the p-type semiconductor layer. Preferably, the source electrode and the drain electrode are extending along the second direction and directly on top of the ridges.Type: ApplicationFiled: December 6, 2022Publication date: March 30, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventors: Po-Wen Su, Ming-Hua Chang, Shui-Yen Lu
-
Patent number: 11552187Abstract: A method for fabricating high electron mobility transistor (HEMT) includes the steps of: forming a buffer layer on a substrate; forming a patterned mask on the buffer layer; using the patterned mask to remove the buffer layer for forming ridges and a damaged layer on the ridges; removing the damaged layer; forming a barrier layer on the ridges; and forming a p-type semiconductor layer on the barrier layer.Type: GrantFiled: March 4, 2020Date of Patent: January 10, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Po-Wen Su, Ming-Hua Chang, Shui-Yen Lu
-
Publication number: 20220367693Abstract: A semiconductor structure includes a substrate, a stacked structure on the substrate, an insulating layer on the stacked structure, a passivation layer on the insulating layer, and a contact structure through the passivation layer and the insulating layer and directly contacting the stacked structure. The insulating layer has an extending portion protruding from a sidewall of the passivation layer and adjacent to a surface of the stacked structure directly contacting the contact structure.Type: ApplicationFiled: August 9, 2021Publication date: November 17, 2022Applicant: UNITED MICROELECTRONICS CORP.Inventors: Ming-Hua Chang, Po-Wen Su, Chih-Tung Yeh
-
Publication number: 20210249529Abstract: A method for fabricating high electron mobility transistor (HEMT) includes the steps of: forming a buffer layer on a substrate; forming a patterned mask on the buffer layer; using the patterned mask to remove the buffer layer for forming ridges and a damaged layer on the ridges; removing the damaged layer; forming a barrier layer on the ridges; and forming a p-type semiconductor layer on the barrier layer.Type: ApplicationFiled: March 4, 2020Publication date: August 12, 2021Inventors: Po-Wen Su, Ming-Hua Chang, Shui-Yen Lu
-
Publication number: 20200003961Abstract: For a fiber optic connector including a casing sleeve receiving a ferrule with guide pins, a pin removal device includes a housing unit, a releasing unit and a removal member. The housing unit includes a receiving space to receive the guide pins. The releasing unit is to operate the pin retainer such that the pin retainer disengages from the guide pins, and is extendable through the housing unit into the casing sleeve. The removal member is inserted into the receiving space to clamp the guide pins and is movable relative to the housing unit to pull the guide pins and release the same from the pin retainer when the releasing unit operates the pin retainer to disengage from the guide pins.Type: ApplicationFiled: November 29, 2018Publication date: January 2, 2020Inventors: Ming-Hua CHANG, Yen-Chang LEE
-
Publication number: 20190380173Abstract: A heating system includes a closed pipe for flowing kerosene, the closed pipe including lengthwise conductive ridges on an inner surface; a pump being in fluid communication with kerosene; heating assemblies each including an insulation cylinder put on a portion of the closed pipe, and a heating coil wound on the insulation cylinder for heating the kerosene; and a plurality of electric power sources each electrically connected to the heating coil.Type: ApplicationFiled: May 28, 2019Publication date: December 12, 2019Inventor: Ming-Hua Chang
-
Patent number: 10185099Abstract: An optical fiber connector includes a housing unit and an operating unit. The housing unit includes a resilient retaining arm member. The operating unit includes a pivot seat, a hook member pivotally connected to the pivot seat, rotatable relative to the pivot seat, and having a front end that abuts against the resilient retaining arm member, and an operating rod pivotally connected to a rear end of the hook member. When the operating rod is pulled rearwardly, the hook member is driven to pivotally rotate relative to the pivot seat such that, the hook member presses and moves the rear end of the resilient retaining arm member, so as to deform the resilient retaining arm member, thereby allowing for removal of an adapter from the optical fiber connector.Type: GrantFiled: April 14, 2017Date of Patent: January 22, 2019Assignee: GLORIOLE ELECTROPTIC TECHNOLOGY CORP.Inventors: Ming-Hua Chang, Tung-Chun Huang
-
Publication number: 20180364421Abstract: A fiber optic connector includes a housing body, a spring push, a connecting plug, a sleeve and a conversion unit. The spring push and the connecting plug are disposed in the housing body. The sleeve is sleeved on the housing body. The conversion unit includes a clamping member and two guide pins. The clamping member is disposed in the housing body, and has two clamping portions. The clamping portions are switchable between a clamping state, in which the guide pins are clamped by the clamping portions and protrude from the connecting plug, and a non-clamping state, in which the guide pins are released from the clamping portions and removed from the connecting plug.Type: ApplicationFiled: September 25, 2017Publication date: December 20, 2018Inventors: Ming-Hua CHANG, Yen-Chang LEE
-
Patent number: 9966468Abstract: A method for fabricating semiconductor device is disclosed. First, a fin-shaped structure is formed on a substrate, a first liner is formed on the substrate and the fin-shaped structure, a second liner is formed on the first liner, part of the second liner and part of the first liner are removed to expose a top surface of the fin-shaped structure, part of the first liner between the fin-shaped structure and the second liner is removed to form a recess, and an epitaxial layer is formed in the recess.Type: GrantFiled: July 19, 2016Date of Patent: May 8, 2018Assignee: UNITED MICROELECTRONICS CORP.Inventors: Tien-Chen Chan, Yi-Fan Li, Li-Wei Feng, Ming-Hua Chang, Yu-Shu Lin, Shu-Yen Chan
-
Patent number: 9899498Abstract: A semiconductor device is provided, including a substrate with an isolation layer formed thereon, wherein the substrate has a fin protruding up through the isolation layer to form a top surface and a pair of lateral sidewalls of the fin above the isolation layer; a silicon-germanium (SiGe) layer epitaxially grown on the top surface and the lateral sidewalls of the fin; and a gate stack formed on the isolation layer and across the fin, wherein the fin and the gate stack respectively extend along a first direction and a second direction. The SiGe layer formed on the top surface has a first thickness, the SiGe layer formed on said lateral sidewall has a second thickness, and a ratio of the first thickness to the second thickness is in a range of 1:10 to 1:30.Type: GrantFiled: May 9, 2017Date of Patent: February 20, 2018Assignee: UNITED MICROELECTRONICS CORP.Inventors: Tien-Chen Chan, Yi-Fan Li, Yen-Hsing Chen, Chun-Yu Chen, Chung-Ting Huang, Zih-Hsuan Huang, Ming-Hua Chang, Yu-Shu Lin, Shu-Yen Chan
-
Publication number: 20180019324Abstract: A semiconductor device is provided, including a substrate with an isolation layer formed thereon, wherein the substrate has a fin protruding up through the isolation layer to form a top surface and a pair of lateral sidewalls of the fin above the isolation layer; a silicon-germanium (SiGe) layer epitaxially grown on the top surface and the lateral sidewalls of the fin; and a gate stack formed on the isolation layer and across the fin, wherein the fin and the gate stack respectively extend along a first direction and a second direction. The SiGe layer formed on the top surface has a first thickness, the SiGe layer formed on said lateral sidewall has a second thickness, and a ratio of the first thickness to the second thickness is in a range of 1:10 to 1:30.Type: ApplicationFiled: May 9, 2017Publication date: January 18, 2018Inventors: Tien-Chen Chan, Yi-Fan Li, Yen-Hsing Chen, Chun-Yu Chen, Chung-Ting Huang, Zih-Hsuan Huang, Ming-Hua Chang, Yu-Shu Lin, Shu-Yen Chan
-
Publication number: 20170373191Abstract: A method for fabricating semiconductor device is disclosed. First, a fin-shaped structure is formed on a substrate, a first liner is formed on the substrate and the fin-shaped structure, a second liner is formed on the first liner, part of the second liner and part of the first liner are removed to expose a top surface of the fin-shaped structure, part of the first liner between the fin-shaped structure and the second liner is removed to form a recess, and an epitaxial layer is formed in the recess.Type: ApplicationFiled: July 19, 2016Publication date: December 28, 2017Inventors: Tien-Chen Chan, Yi-Fan Li, Li-Wei Feng, Ming-Hua Chang, Yu-Shu Lin, Shu-Yen Chan