Patents by Inventor Mitsuaki Katagiri
Mitsuaki Katagiri has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100295179Abstract: A BGA semiconductor device includes a semiconductor package and a mounting board mounting thereon the semiconductor package, wherein an array of signal electrodes of the semiconductor package and an array of signal electrodes of the mounting board are coupled together via signal bumps. The BGA semiconductor device also includes a dummy bump, which reinforces the bending strength of the BGA semiconductor device and is broken by a shearing force caused by thermal expansion to alleviate the stress for the signal bumps.Type: ApplicationFiled: July 29, 2010Publication date: November 25, 2010Applicant: ELPIDA MEMORY, INC.Inventors: Yuji Watanabe, Hisashi Tanie, Koji Hosokawa, Mitsuaki Katagiri, Ichiro Anjo
-
Publication number: 20100289141Abstract: Provided is a semiconductor device with a semiconductor chip mounted on a small-sized package substrate that has a large number of external connection terminals. The package substrate includes a slot, the external connection terminals, and bonding fingers. The bonding fingers are connected to the external connection terminals. The bonding fingers constitute a bonding finger arrangement in a central section and end sections of a bonding finger area along each longer side of the slot. The bonding finger arrangement includes a first bonding finger array, which is located at a close distance from the each longer side of the slot, and a second bonding finger array, which is located at a distance farther than the distance of the first bonding finger array from the each longer side of the slot. The central section of the bonding finger area includes at least the second bonding finger array, and the end sections of the bonding finger area includes the first bonding finger array.Type: ApplicationFiled: May 7, 2010Publication date: November 18, 2010Applicant: Elpida Memory, Inc.Inventors: Hiromasa Takeda, Satoshi Isa, Mitsuaki Katagiri, Dai Sasaki
-
Patent number: 7823096Abstract: System, method and program for inductance analysis for reducing time for analysis, to cope with increase in the system size, to achieve high accuracy in the analysis. Information on a power supply plane, in a state in which a beginning point of non-coupled current of return current accompanying a signal current is placed in the vicinity of a signal through-hole on the power supply plane, based on position information of said signal through-hole, is received. Potential distribution in the power supply plane is determined and output. The non-coupled inductance from the signal through-hole to the power supply through-hole in the power supply plane is evaluated. In the potential analysis, non-coupled inductance L from the signal through-hole to the power supply through-hole is represented by resistance R.Type: GrantFiled: July 31, 2006Date of Patent: October 26, 2010Assignee: Elpida Memory, Inc.Inventors: Mitsuaki Katagiri, Takashi Iida, Hiroya Shimizu, Satoshi Isa
-
Patent number: 7816768Abstract: A high dielectric loss tangent layer is provided in a dielectric layer between a power-supply plane and a ground plane. The high dielectric loss tangent layer is arranged such that its edge is located between the edge of the power-supply plane and the edge of the ground plane. The edge of the high dielectric loss tangent layer is preferably separated by a predetermined distance or more from the edge of the power-supply plane or the edge of the ground plane which is located on the inner side.Type: GrantFiled: January 15, 2008Date of Patent: October 19, 2010Assignee: Elpida Memory, Inc.Inventors: Kazutaka Koshiishi, Mitsuaki Katagiri, Satoshi Isa
-
Publication number: 20100224984Abstract: A semiconductor device according to one embodiment has a wiring circuit board, a semiconductor chip, a die attach material and bumps. The semiconductor chip is mounted on the wiring circuit board. The die attach material is provided between the wiring circuit board and the semiconductor chip. A wiring layer is provided on one surface of the wiring circuit board. Leads are extended from the wiring layer and connected to the semiconductor chip. The bumps are provided at outer positions relative to the region where the semiconductor chip of the wiring circuit board is mounted. The wiring layer in the wiring circuit board is formed on the surface opposite from the surface on which the semiconductor chip is mounted.Type: ApplicationFiled: December 18, 2009Publication date: September 9, 2010Applicant: ELPIDA MEMORY, INC.Inventors: Dai SASAKI, Mitsuaki KATAGIRI, Hisashi TANIE
-
Publication number: 20100213611Abstract: A semiconductor device of the invention includes a first wiring layer including a signal wiring line formed therein, and a second wiring layer stacked on the first wiring layer and including a power-supply plane and/or ground plane formed therein, the power-supply plane or the ground plane is not formed at least within a part of the region of the second wiring layer facing the signal wiring line of the first wiring layer.Type: ApplicationFiled: February 18, 2010Publication date: August 26, 2010Applicant: Elpida Memory, Inc.Inventors: Satoshi Isa, Mitsuaki Katagiri
-
Publication number: 20100208443Abstract: A semiconductor device reduces the impedance of a wiring for supplying the circuit excluding a data output circuit with a power source voltage or a ground voltage and of speedup of data signal transmission in the data output circuit. Additional substrates 2a, 2b are on the upper surface of semiconductor chip 1. First additional wiring layer for power source 10d and first additional wiring layer for ground 10s formed on respective additional substrates 2a, 2b form prescribed conductive areas on semiconductor chip 1. First power source wiring 40C1d or first ground wiring 40C1s are interconnected through additional wiring layers 10d and 10s. Second power source wiring 40C2d and second ground wiring 40C2s, which is extended in the same direction as with DQ system signal wiring 40CDQ, forms a feedback current path. Second power source wiring 40C2d and second ground wiring 40C2s are disposed adjacent to DQ system signal wiring 40CDQ.Type: ApplicationFiled: February 18, 2010Publication date: August 19, 2010Applicant: ELPIDA MEMORY, INC.Inventors: Satoshi ITAYA, Satoshi ISA, Mitsuaki KATAGIRI, Dai SASAKI
-
Patent number: 7777350Abstract: A semiconductor stack package includes a first printed wiring board; a plurality of semiconductor chips stacked on the first printed wiring board, wherein among the semiconductor chips, the uppermost semiconductor chip has an electrode pad for providing power supply, a ground pad for providing grounding, and a signal pad for signal transmission in a center area on the upper surface of the chip; connection lands formed on the first printed wiring board on the outside of the stacked semiconductor chips; a wiring extension part which is formed on the uppermost semiconductor chip, and has wiring circuits extending from the center to the periphery thereof, wherein at least one of the electrode pad and the ground pad is electrically connected to one end of one of the wiring circuits; and a wire for connecting the other end of the relevant wiring circuit of the wiring extension part and one of the connection lands on the first printed wiring board.Type: GrantFiled: July 29, 2008Date of Patent: August 17, 2010Assignee: Elpida Memory, Inc.Inventors: Dai Sasaki, Mitsuaki Katagiri, Satoshi Isa
-
Publication number: 20100193929Abstract: A semiconductor device includes a package board, first connectors, and a first multi-layered structure. The package board has first and second regions. The first connectors are in the first region. The first multi-layered structure includes a first semiconductor chip, a wiring board, and second to fifth connectors. The first semiconductor chip has first and second surfaces. The first surface covers the second region. The wiring board has third and fourth surfaces. The third surface is fixed to the second surface. The second to fourth connectors are in the center regions of the second to fourth surfaces, respectively. The fifth connectors are aligned along opposing two sides of the fourth surface. The second connectors electrically connect to the third connectors. The third connectors electrically connect to the fourth and fifth connectors. The first connectors electrically connect to the fourth and fifth connectors.Type: ApplicationFiled: January 13, 2010Publication date: August 5, 2010Inventors: Ken IWAKURA, Mitsuaki Katagiri, Satoshi Isa, Dai Sasaki
-
Publication number: 20100193933Abstract: In a semiconductor device of the present invention, a second semiconductor chip is stacked on a first semiconductor chip having a plurality of bonding pads in its central region, with a bonding layer interposed therebetween. A plurality of wires respectively connected to the plurality of bonding pads of the first semiconductor chip are led out to the outside over a peripheral edge of the first semiconductor chip by passing through a space between the first and second semiconductor chips. A retaining member for retaining at least a subset of the plurality of wires is provided in a region on the first semiconductor chip including a middle point between the bonding pads and the peripheral edge of the first semiconductor chip by using a material different from the bonding layer so that the subset of the wires is positioned generally at a center of the spacing between the first semiconductor chip and the second semiconductor chip.Type: ApplicationFiled: January 14, 2010Publication date: August 5, 2010Inventors: Yu HASEGAWA, Mitsuaki KATAGIRI, Satoshi ISA, Ken IWAKURA, Dai SASAKI
-
Publication number: 20100188878Abstract: A semiconductor device includes a first pad that supplies power to sense amplifiers, a second pad that supplies power to a first circuit connected to the sense amplifiers, a third pad that receives a signal input or outputs a signal at a frequency equal to or higher than a first frequency, and a fourth pad that receives a signal input or outputs a signal at a second frequency lower than the first frequency. The first pad is arranged between and adjacent to the second pads respectively, or arranged between and adjacent to the second and fourth pads respectively. Additionally, the first pad is arranged between the third pads, which are respectively arranged on both sides of the first pad, to be adjacent to the second pad so as to hold the second pad or to be adjacent to the fourth pad so as to hold the fourth pad.Type: ApplicationFiled: January 25, 2010Publication date: July 29, 2010Applicant: ELPIDA MEMORY, INC.Inventors: Hiromasa TAKEDA, Kyoichi NAGATA, Satoshi ISA, Mitsuaki KATAGIRI
-
Patent number: 7714424Abstract: Corresponding parts to a first path portion in a first signal transmission path to a first semiconductor chip are an interconnection member and a second path portion a second signal transmission path to a second semiconductor chip and are not formed on the first tape. An electric length of the second signal transmission path is allowed to be adjusted independently of the first tape, so that the electric length of the second signal transmission path can be easily made equal to or substantially equal to that of the first signal transmission path.Type: GrantFiled: April 14, 2008Date of Patent: May 11, 2010Assignee: Elpida Memory, Inc.Inventors: Mitsuaki Katagiri, Atsushi Hiraishi, Fumiyuki Osanai
-
Publication number: 20100095257Abstract: An electromagnetic field analysis of a semiconductor package with a semiconductor chip mounted thereon can be performed simply with a high accuracy. First modeling and second modeling of the semiconductor package with the semiconductor chip mounted thereon are carried out, thereby performing first and second electromagnetic field analyses. Results of the first and second electromagnetic field analyses are synthesized to determine electrical characteristics of the semiconductor package. Specifically, an inductance analysis is performed with the entire semiconductor chip regarded as a dielectric, thereby determining an inductance component of an equivalent circuit. A capacitance analysis is performed with the semiconductor chip regarded as a dielectric having a metal thin film on its surface, thereby determining a capacitance component of an equivalent circuit. Results of the inductance analysis and the capacitance analysis are synthesized to determine an equivalent circuit.Type: ApplicationFiled: October 7, 2009Publication date: April 15, 2010Inventors: Kazutaka Koshiishi, Mitsuaki Katagiri, Satoshi Isa
-
Patent number: 7694245Abstract: A method for designing a semiconductor package is disclosed, wherein the semiconductor package comprises a semiconductor chip and an adjustment target. A first target variable is calculated in consideration of a first transition state where an output level of the semiconductor chip changes from a low level to a high level. A second target variable is calculated in consideration of a second transition state where an output level of the semiconductor chip changes from the high level to the low level. Inferior one of the first and the second target variables is selected as a main target variable. The main target variable and a predetermined constraint represented in frequency domain are compared to decide design guidelines for the adjustment target.Type: GrantFiled: February 27, 2007Date of Patent: April 6, 2010Assignee: Elpida MemoryInventors: Mitsuaki Katagiri, Satoshi Nakamura, Takashi Suga, Yoji Nishio, Satoshi Isa, Satoshi Itaya
-
Patent number: 7689944Abstract: A method for designing a semiconductor apparatus comprising a semiconductor package in consideration of power integrity for a semiconductor chip included in the semiconductor package is disclosed. A target variable for an adjustment target is calculated on the basis of target information about the adjustment target, wherein the target variable is represented in frequency domain, and the adjustment target includes a part of the semiconductor package. The target variable is compared with a predetermined constraint, which is represented in frequency domain, to identify a problematic section, wherein the problematic section corresponds to a frequency region at which the target variable exceeds the predetermined constraint. Design guidelines are decided to solve the identified problematic section.Type: GrantFiled: August 29, 2006Date of Patent: March 30, 2010Assignee: Elpida Memory, Inc.Inventors: Mitsuaki Katagiri, Satoshi Nakamura, Takashi Suga, Satoshi Isa, Yoji Nishio, Seiji Funaba, Yukitoshi Hirose
-
Patent number: 7681154Abstract: A method for designing a device that comprises a first semiconductor chip, a second semiconductor chip and an adjustment target is disclosed. The first semiconductor chip comprises an input pad, a first power supply pad and a first ground pad. The second semiconductor chip comprises an output pad coupled to the input pad. The adjustment target is connected to the first and the second semiconductor chips. A main target variable is calculated from an input circuit chip model, an output circuit chip model of the second semiconductor chip in frequency domain and a target impedance model of the adjustment target in frequency domain. The input circuit chip model is created by representing the first semiconductor chip in frequency domain in consideration of a first capacitor model between the input pad and the first power supply pad, a second capacitor model between the input pad and the first ground pad, and a chip internal capacitor model between the first power supply pad and the first ground pad.Type: GrantFiled: September 13, 2007Date of Patent: March 16, 2010Assignees: Elpida Memory, Inc., Hitachi, Ltd.Inventors: Mitsuaki Katagiri, Satoshi Nakamura, Takashi Suga, Hiroya Shimizu, Satoshi Isa, Satoshi Itaya, Yukitoshi Hirose
-
Publication number: 20090327981Abstract: Correction circuit models are acquired for correcting electrical characteristic parameters that change upon mounting on a board. The correction circuit models are added to a separate model that represents a separate semiconductor device in isolation to create a semiconductor device model that represents the semiconductor device in a board-mounted state. An equivalent circuit model that represents an adjustment-object system is connected to the semiconductor device model that was created, and based on the semiconductor device model to which the equivalent circuit model is connected, adjustment-object values relating to the adjustment-object system are calculated. These adjustment-object values are compared with limit values that were determined in advance, and based on the results of comparison, a design guide is determined for adjusting the adjustment-object system.Type: ApplicationFiled: June 25, 2009Publication date: December 31, 2009Applicant: Elpida Memory, Inc.Inventors: Satoshi Nakamura, Tsutomu Hara, Mitsuaki Katagiri, Yukitoshi Hirose, Satoshi Itaya, Ken Iwakura
-
Publication number: 20090250801Abstract: A semiconductor device in which a plurality of semiconductor elements are stacked, yet realizing high speed operation of the semiconductor elements. The semiconductor device is provided with semiconductor packages, and a spacer. The semiconductor packages are stacked, with the spacer interposed therebetween. The semiconductor packages have, respectively, package boards, and semiconductor elements mounted on the package boards. The spacer has a plurality of conductive vias and a capacitor element. The semiconductor packages are electrically connected through the conductive vias. The capacitor element is electrically connected, among the conductive vias, to a conductive via that electrically connects the semiconductor element and power supply, and a conductive via that electrically connects the semiconductor element and ground.Type: ApplicationFiled: March 31, 2009Publication date: October 8, 2009Applicant: Elpida Memory, Inc.Inventors: Satoshi Isa, Mitsuaki Katagiri, Dai Sasaki
-
Patent number: 7569428Abstract: Disclosed is a method for manufacturing a method for manufacturing a semiconductor device which comprises a substrate, a semiconductor chip and a plurality of terminals. The method comprises preparing the substrate comprising an insulator which is formed with a plurality of signal lines, a plurality of power lines related to the plurality of signal lines and a plurality of ground lines related to the plurality of signal lines on the insulator in accordance with a predetermined layout. Each of the plurality of line groups comprises one of the power lines, one of the ground lines and one of the signal lines arranged between the one of the power lines and the one of the ground lines. Each of the plurality of line groups shares any one of the power line and the ground line with a neighboring line group of the plurality of line groups.Type: GrantFiled: September 25, 2006Date of Patent: August 4, 2009Assignee: Elpida Memory, Inc.Inventors: Satoshi Isa, Satoshi Itaya, Mitsuaki Katagiri, Fumiyuki Osanai, Hiroki Fujisawa
-
Publication number: 20090184409Abstract: In a stacked-type semiconductor device, a first semiconductor device and at least one second semiconductor device are stacked. The first semiconductor device includes a wiring board and a first semiconductor chip mounted on the wiring board. The second semiconductor device includes a wiring board and a second semiconductor chip mounted on the wiring board. The thickness of the second semiconductor chip of each second semiconductor device is thicker than the thickness of the first semiconductor chip.Type: ApplicationFiled: January 22, 2009Publication date: July 23, 2009Applicant: Elpida Memory, Inc.Inventors: Mitsuaki KATAGIRI, Hisashi Tanie, Jun Kayamori, Dai Sasaki, Hiroshi Moriya