Patents by Inventor Mohammad Al-Shyoukh
Mohammad Al-Shyoukh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11480982Abstract: A current reference which includes a tracking voltage generator including a flipped gate transistor, a first transistor connected with the flipped gate transistor in a Vgs subtractive arrangement, an output node providing a tracking voltage which has a positive or negative temperature dependency based on the flipped gate transistor and the first transistor, and a second transistor connected to the output node; an amplifier to receive the tracking voltage and output an amplified signal; a control transistor to receive the amplified signal; a control resistor connected in series with the control transistor; and a current mirror to receive and mirror a reference current to at least one external device, the current mirror including mirroring pairs having a corresponding mirroring resistor coupled in series with a corresponding mirroring transistor, the mirroring resistor of at least one of the mirroring pairs having a serpentine structure.Type: GrantFiled: June 7, 2021Date of Patent: October 25, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mohammad Al-Shyoukh, Alexander Kalnitsky
-
Publication number: 20220149788Abstract: In at least one embodiment, a method for operating a receiver includes configuring a receiver front-end circuit of the receiver according to a selected power consumption configuration. The method includes adjusting a quiescent current of a programmable flat gain stage coupled to the receiver front-end circuit according to the selected power consumption configuration to compensate for any gain loss of the receiver front-end circuit in the selected power consumption configuration. The selected power consumption configuration may be a reduced power consumption configuration and the programmable flat gain stage may be configured to at least partially compensate for the gain loss of the receiver front-end circuit in the reduced power consumption configuration.Type: ApplicationFiled: January 24, 2022Publication date: May 12, 2022Inventor: Mohammad Al-Shyoukh
-
Patent number: 11269368Abstract: A voltage reference includes a flipped gate transistor configured to receive a first current. The voltage reference further includes a first transistor configured to receive a second current, the first transistor having a first leakage current, wherein the first transistor is connected with the flipped gate transistor in a Vgs subtractive arrangement. The voltage reference further includes an output node configured to output a reference voltage, the output node connected to the first transistor. The voltage reference further includes a second transistor connected to the output node, the second transistor having a second leakage current, wherein the first leakage current is substantially equal to the second leakage current.Type: GrantFiled: February 18, 2014Date of Patent: March 8, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mohammad Al-Shyoukh, Alex Kalnitsky
-
Patent number: 11233482Abstract: A receiver front-end includes a first peaking gain stage configured to amplify a received differential pair of signals received on an input differential pair of nodes. The first peaking gain stage has a first frequency response including a first peak gain at or near a carrier frequency in a first pass band. The first peak gain occurs just prior to a first cutoff frequency. A second peaking gain stage is configured to amplify a differential pair of signals generated by the first peaking gain stage. The second peaking gain stage has a high input impedance and a second frequency response including a second peak gain at or near the carrier frequency in a second pass band. The second peak gain occurs just prior to a second cutoff frequency. The first peaking gain stage and the second peaking gain stage have a cascaded peak gain at or near the carrier frequency.Type: GrantFiled: July 31, 2019Date of Patent: January 25, 2022Assignee: Skyworks Solutions, Inc.Inventor: Mohammad Al-Shyoukh
-
Publication number: 20210333815Abstract: A voltage reference includes a first current source and a flipped gate transistor coupled in series between an operating voltage node and a negative supply voltage node, a first transistor and a second current source coupled in series between the operating voltage node and the negative supply voltage node, and an output node between the first transistor and the second current source. A gate of the first transistor is coupled to a gate of the flipped gate transistor, the output node is configured to output a reference voltage, the first current source is configured to provide a first current to the flipped gate transistor, the second current source is configured to provide a second current to the first transistor, the second current being less than the first current, and the first transistor has a size greater than a size of the flipped gate transistor.Type: ApplicationFiled: July 8, 2021Publication date: October 28, 2021Inventors: Mohammad AL-SHYOUKH, Alex KALNITSKY
-
Publication number: 20210294364Abstract: A current reference which includes a tracking voltage generator including a flipped gate transistor, a first transistor connected with the flipped gate transistor in a Vgs subtractive arrangement, an output node providing a tracking voltage which has a positive or negative temperature dependency based on the flipped gate transistor and the first transistor, and a second transistor connected to the output node; an amplifier to receive the tracking voltage and output an amplified signal; a control transistor to receive the amplified signal; a control resistor connected in series with the control transistor; and a current mirror to receive and mirror a reference current to at least one external device, the current mirror including mirroring pairs having a corresponding mirroring resistor coupled in series with a corresponding mirroring transistor, the mirroring resistor of at least one of the mirroring pairs having a serpentine structure.Type: ApplicationFiled: June 7, 2021Publication date: September 23, 2021Inventors: Mohammad Al-Shyoukh, Alexander Kalnitsky
-
Patent number: 11068007Abstract: A voltage reference includes a flipped gate transistor coupled between a first node configured to carry an operating voltage and a second node configured to carry a negative supply voltage. A first transistor and a second transistor are coupled in series between the first node and the second node, a gate of the first transistor is coupled with a gate of the flipped gate transistor, and a gate of the second transistor is configured to receive the negative supply voltage. An output node between the first transistor and the second transistor is configured to output a reference voltage, and a current source coupled between the output node and the second node is configured to supply a current through the first transistor based on a current through the flipped gate transistor.Type: GrantFiled: October 31, 2018Date of Patent: July 20, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mohammad Al-Shyoukh, Alex Kalnitsky
-
Patent number: 11029714Abstract: A tracking voltage generator, the latter including: a first transistor having a first leakage current and which is coupled with the flipped gate transistor so that a difference between a gate-source voltage (Vgs) of a flipped gate transistor and the first transistor is approximately equal to a bandgap voltage of a semiconductor material from which the tracking voltage generator is formed; an output node providing a tracking voltage which has a positive or negative temperature dependency based on the flipped gate transistor and the first transistor; and a second transistor connected to the output node and which has a second leakage current. A current reference includes: the tracking voltage generator; an amplifier to receive the tracking voltage and output an amplified signal; a control transistor to receive the amplified signal and conduct a reference current therethrough; and a control resistor connected in series with the control transistor.Type: GrantFiled: May 8, 2020Date of Patent: June 8, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mohammad Al-Shyoukh, Alexander Kalnitsky
-
Patent number: 10942217Abstract: A method for calibrating an isolator product includes generating a differential pair of signals on a differential pair of nodes at an input of a demodulator circuit of a receiver signal path of a first integrated circuit die of the isolator product based on a received differential pair of signals. The method includes generating a diagnostic output signal having a level corresponding to an average amplitude of the differential pair of signals. The method includes driving the diagnostic output signal to an output terminal of the isolator product. The method may include transmitting a diagnostic signal using a carrier signal having a frequency by a second integrated circuit die via an isolation channel. The method may include, during the transmitting, sweeping the frequency of the carrier signal across a frequency band. The method may include, during the sweeping, capturing the diagnostic output signal via the output terminal.Type: GrantFiled: July 31, 2019Date of Patent: March 9, 2021Assignee: Silicon Laboratories Inc.Inventors: Mohammad Al-Shyoukh, Peter Onody
-
Publication number: 20210036662Abstract: A receiver front-end includes a first peaking gain stage configured to amplify a received differential pair of signals received on an input differential pair of nodes. The first peaking gain stage has a first frequency response including a first peak gain at or near a carrier frequency in a first pass band. The first peak gain occurs just prior to a first cutoff frequency. A second peaking gain stage is configured to amplify a differential pair of signals generated by the first peaking gain stage. The second peaking gain stage has a high input impedance and a second frequency response including a second peak gain at or near the carrier frequency in a second pass band. The second peak gain occurs just prior to a second cutoff frequency. The first peaking gain stage and the second peaking gain stage have a cascaded peak gain at or near the carrier frequency.Type: ApplicationFiled: July 31, 2019Publication date: February 4, 2021Inventor: Mohammad Al-Shyoukh
-
Publication number: 20210033662Abstract: A method for calibrating an isolator product includes generating a differential pair of signals on a differential pair of nodes at an input of a demodulator circuit of a receiver signal path of a first integrated circuit die of the isolator product based on a received differential pair of signals. The method includes generating a diagnostic output signal having a level corresponding to an average amplitude of the differential pair of signals. The method includes driving the diagnostic output signal to an output terminal of the isolator product. The method may include transmitting a diagnostic signal using a carrier signal having a frequency by a second integrated circuit die via an isolation channel. The method may include, during the transmitting, sweeping the frequency of the carrier signal across a frequency band. The method may include, during the sweeping, capturing the diagnostic output signal via the output terminal.Type: ApplicationFiled: July 31, 2019Publication date: February 4, 2021Inventors: Mohammad Al-Shyoukh, Peter Onody
-
Patent number: 10840960Abstract: A receiver signal path includes a high pass filter that centers a received differential pair of signals around a common mode voltage to generate a centered received differential pair of signals. The receiver signal path includes a demodulator that removes a carrier signal from the centered received differential pair of signals to generate a demodulated signal and generates a logic signal based on the demodulated signal and a predetermined threshold signal. The demodulator includes a differential stage including an extremum selector circuit that generates the demodulated signal based on the centered received differential pair of signals. The demodulated signal corresponds to a mean level of the rectified version of the centered received differential pair of signals. The differential stage includes a second circuit that provides the reference signal based on the predetermined threshold signal. The logic signal is based on a comparison of the demodulated signal to the reference signal.Type: GrantFiled: July 31, 2019Date of Patent: November 17, 2020Assignee: Silicon Laboratories Inc.Inventor: Mohammad Al-Shyoukh
-
Patent number: 10840861Abstract: A receiver signal path includes a programmable flat gain stage configured to provide an amplified differential pair of signals based on a first frequency response having a selectable flat gain and a differential input pair of signals received on an input differential pair of nodes. The receiver signal path includes a peaking gain stage configured to generate a second amplified differential pair of signals based on the amplified differential pair of signals according to a second frequency response including a first peak gain at or near a carrier frequency in a first pass band. The first peak gain occurs just prior to a first cutoff frequency of the peaking gain stage. The programmable flat gain stage and the peaking gain stage are configured as a variable peaking gain stage. The selectable flat gain is selectively programmed based on a predetermined power consumption of a receiver path.Type: GrantFiled: July 31, 2019Date of Patent: November 17, 2020Assignee: Silicon Laboratories Inc.Inventor: Mohammad Al-Shyoukh
-
Patent number: 10833535Abstract: A power transfer device includes a first power supply node, a second power supply node, and an oscillator circuit configured to convert an input DC signal across the first power supply node and the second power supply node into an AC signal on a differential pair of nodes comprising a first node and a second node in response to a control signal. The oscillator circuit includes a regulated power supply node and an active shunt regulator circuit configured to clamp a peak voltage level across the regulated power supply node and the second power supply node to a clamped voltage level. The clamped voltage level is linearly related to a first voltage level on the first power supply node.Type: GrantFiled: September 25, 2018Date of Patent: November 10, 2020Assignee: Silicon Laboratories Inc.Inventors: Mohammad Al-Shyoukh, Krishna Pentakota, Stefan N. Mastovich
-
Patent number: 10812028Abstract: A power transfer device includes an oscillator circuit having a first node, a second node, and a control terminal. The oscillator circuit includes a cascode circuit comprising transistors having a first conductivity type and a first breakdown voltage. The cascode circuit is coupled to the control terminal, the first node, and the second node. The oscillator circuit includes a latch circuit coupled between the cascode circuit and a first power supply node. The latch circuit includes cross-coupled transistors having the first conductivity type and a second breakdown voltage. The first breakdown voltage is greater than the second breakdown voltage. The oscillator circuit may be configured to develop a pseudo-differential signal on the first node and the second node. The pseudo-differential signal may have a peak voltage of at least three times a voltage level of an input DC signal on a second power supply node.Type: GrantFiled: October 22, 2019Date of Patent: October 20, 2020Assignee: Silicon Laboratories Inc.Inventors: Mohammad Al-Shyoukh, Krishna Pentakota, Stefan N. Mastovich
-
Publication number: 20200272180Abstract: A tracking voltage generator, the latter including: a first transistor having a first leakage current and which is coupled with the flipped gate transistor so that a difference between a gate-source voltage (Vgs) of a flipped gate transistor and the first transistor is approximately equal to a bandgap voltage of a semiconductor material from which the tracking voltage generator is formed; an output node providing a tracking voltage which has a positive or negative temperature dependency based on the flipped gate transistor and the first transistor; and a second transistor connected to the output node and which has a second leakage current. A current reference includes: the tracking voltage generator; an amplifier to receive the tracking voltage and output an amplified signal; a control transistor to receive the amplified signal and conduct a reference current therethrough; and a control resistor connected in series with the control transistor.Type: ApplicationFiled: May 8, 2020Publication date: August 27, 2020Inventors: Mohammad AL-SHYOUKH, Alexander KALNITSKY
-
Patent number: 10707871Abstract: A level shifter includes a flying capacitor having a first plate and a second plate. The level shifter includes a circuit coupled to the first plate and coupled to the second plate. The circuit is configured to receive a received signal having a logic state using a first voltage domain and configured to generate a symmetrical output signal having the logic state using a second voltage domain based on charge stored by the flying capacitor. The level shifter has a propagation delay from the received signal to the symmetrical output signal of less than one nanosecond with negligible duty cycle distortion.Type: GrantFiled: July 5, 2019Date of Patent: July 7, 2020Assignee: Silicon Laboratories Inc.Inventor: Mohammad Al-Shyoukh
-
Patent number: 10649476Abstract: A current reference comprising: a control resistor; a tracking voltage generator including: a first, flipped gate transistor having a first size; and a second transistor having a second size; wherein the tracking voltage generator is configured to output a tracking voltage having a first temperature dependency based on a ratio of the second size to the first size, the temperature dependency thereby being substantially equal to a second temperature dependency of the control resistor; and an amplifier circuit configured to receive the tracking voltage and maintain a voltage at a first terminal of the control resistor, the voltage being substantially equal to the tracking voltage; wherein the current reference thereby is configured to maintain a reference current through the control resistor at a constant value.Type: GrantFiled: March 6, 2017Date of Patent: May 12, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mohammad Al-Shyoukh, Alexander Kalnitsky
-
Publication number: 20200099255Abstract: A power transfer device includes a first power supply node, a second power supply node, and an oscillator circuit configured to convert an input DC signal across the first power supply node and the second power supply node into an AC signal on a differential pair of nodes comprising a first node and a second node in response to a control signal. The oscillator circuit includes a regulated power supply node and an active shunt regulator circuit configured to clamp a peak voltage level across the regulated power supply node and the second power supply node to a clamped voltage level. The clamped voltage level is linearly related to a first voltage level on the first power supply node.Type: ApplicationFiled: September 25, 2018Publication date: March 26, 2020Inventors: Mohammad Al-Shyoukh, Krishna Pentakota, Stefan N. Mastovich
-
Publication number: 20200052665Abstract: A power transfer device includes an oscillator circuit having a first node, a second node, and a control terminal. The oscillator circuit includes a cascode circuit comprising transistors having a first conductivity type and a first breakdown voltage. The cascode circuit is coupled to the control terminal, the first node, and the second node. The oscillator circuit includes a latch circuit coupled between the cascode circuit and a first power supply node. The latch circuit includes cross-coupled transistors having the first conductivity type and a second breakdown voltage. The first breakdown voltage is greater than the second breakdown voltage. The oscillator circuit may be configured to develop a pseudo-differential signal on the first node and the second node. The pseudo-differential signal may have a peak voltage of at least three times a voltage level of an input DC signal on a second power supply node.Type: ApplicationFiled: October 22, 2019Publication date: February 13, 2020Inventors: Mohammad Al-Shyoukh, Krishna Pentakota, Stefan N. Mastovich