Patents by Inventor Motoharu Miyamoto
Motoharu Miyamoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170261822Abstract: A liquid crystal display device includes a TFT substrate and a counter substrate with liquid crystal sandwiched therebetween. The TFT substrate has scanning lines 10 extending in a first direction and arrayed in a second direction and video signal lines 20 extending in the second direction and arrayed in the first direction. The TFT substrate has a display area 500 in which TFT pixels are arrayed in a matrix pattern, and a frame area 600 surrounding the display area. In the frame area 600, common bus wires 521 are formed in the same layer and with the same material as the video signal lines 20 and are impressed with a common voltage. Dummy TFTs are formed in a layer under the common bus wires 521. The scanning lines 10, extending over the frame area 600, are divided outside the display area and are interconnected by bridging wires 170.Type: ApplicationFiled: May 25, 2017Publication date: September 14, 2017Applicant: Japan Display Inc.Inventors: Motoharu MIYAMOTO, Atsuhiro KATAYAMA
-
Publication number: 20170236482Abstract: A gate signal line drive circuit whose power consumption is reduced, is provided. In the gate signal line drive circuit having plural basic circuits outputting respective gate signals, each basic circuit includes a high voltage application switching element to which a first basic clock signal having high voltage in a signal high period is input, a low voltage application switching element that turns on at timing starting a signal low period, and outputs a low voltage, and a first low voltage application on control element having an input terminal to which a second basic clock signal subsequent to the first basic clock signal is input, and which turns on according to the signal high period, and outputs the voltage of the second basic clock signal to the control terminal of the low voltage application switching element.Type: ApplicationFiled: May 2, 2017Publication date: August 17, 2017Inventors: Takahiro OCHIAI, Motoharu Miyamoto, Masahiro Hoshiba
-
Patent number: 9726951Abstract: A liquid crystal display device is provided with a thin film transistor which includes a gate electrode film that is provided in a first electrode layer located over a first insulating layer, a semiconductor film that is disposed over the gate electrode film via a second insulating layer, a drain electrode and a source electrode that are provided in a second electrode layer located over the semiconductor film and are in contact with an upper surface of the semiconductor film, and a light blocking film that is disposed under the first insulating layer. At least a part thereof overlaps the semiconductor film and the gate electrode film in a plan view. One of the drain electrode and the source electrode is connected to a gate line, and the light blocking film is electrically connected to the source electrode.Type: GrantFiled: August 30, 2016Date of Patent: August 8, 2017Assignee: Japan Display Inc.Inventors: Takahiro Ochiai, Motoharu Miyamoto, Masahiro Hoshiba
-
Patent number: 9678397Abstract: A liquid crystal display device includes a TFT substrate and a counter substrate with liquid crystal sandwiched therebetween. The TFT substrate has scanning lines 10 extending in a first direction and arrayed in a second direction and video signal lines 20 extending in the second direction and arrayed in the first direction. The TFT substrate has a display area 500 in which TFT pixels are arrayed in a matrix pattern, and a frame area 600 surrounding the display area. In the frame area 600, common bus wires 521 are formed in the same layer and with the same material as the video signal lines 20 and are impressed with a common voltage. Dummy TFTs are formed in a layer under the common bus wires 521. The scanning lines 10, extending over the frame area 600, are divided outside the display area and are interconnected by bridging wires 170.Type: GrantFiled: August 15, 2016Date of Patent: June 13, 2017Assignee: Japan Display Inc.Inventors: Motoharu Miyamoto, Atsuhiro Katayama
-
Patent number: 9672783Abstract: A gate signal line drive circuit whose power consumption is reduced, is provided. In the gate signal line drive circuit having plural basic circuits outputting respective gate signals, each basic circuit includes a high voltage application switching element to which a first basic clock signal having high voltage in a signal high period is input, a low voltage application switching element that turns on at timing starting a signal low period, and outputs a low voltage, and a first low voltage application on control element having an input terminal to which a second basic clock signal subsequent to the first basic clock signal is input, and which turns on according to the signal high period, and outputs the voltage of the second basic clock signal to the control terminal of the low voltage application switching element.Type: GrantFiled: September 26, 2014Date of Patent: June 6, 2017Assignee: Japan Display Inc.Inventors: Takahiro Ochiai, Motoharu Miyamoto, Masahiro Hoshiba
-
Publication number: 20170153482Abstract: According to one embodiment, a liquid crystal display device includes a first substrate including a scanning line, a first relay electrode, a second relay electrode, a first contact portion opposed to the first relay electrode, and a second contact portion opposed to the second relay electrode, and a spacer, a first contact hole for connecting the first relay electrode and the first contact portion being located on one side with respect to the scanning line, a second contact hole for connecting the second relay electrode and the second contact portion being located on the other side with respect to the scanning line, the spacer being located between the first contact hole and the second contact hole.Type: ApplicationFiled: November 23, 2016Publication date: June 1, 2017Applicant: Japan Display Inc.Inventor: Motoharu MIYAMOTO
-
Publication number: 20170090256Abstract: A liquid crystal display device includes a TFT substrate and a counter substrate with liquid crystal sandwiched therebetween. The TFT substrate has scanning lines 10 extending in a first direction and arrayed in a second direction and video signal lines 20 extending in the second direction and arrayed in the first direction. The TFT substrate has a display area 500 in which TFT pixels are arrayed in a matrix pattern, and a frame area 600 surrounding the display area. In the frame area 600, common bus wires 521 are formed in the same layer and with the same material as the video signal lines 20 and are impressed with a common voltage. Dummy TFTs are formed in a layer under the common bus wires 521. The scanning lines 10, extending over the frame area 600, are divided outside the display area and are interconnected by bridging wires 170.Type: ApplicationFiled: August 15, 2016Publication date: March 30, 2017Applicant: Japan Display Inc.Inventors: Motoharu MIYAMOTO, Atsuhiro KATAYAMA
-
Publication number: 20170076685Abstract: A circuit block of a driving circuit of a display device includes a first transistor that has a gate being connected to a first node having an active potential during an output period, and controls electrical conduction between a first clock signal line being applied with a first clock signal and the scanning signal line, a second transistor that has a gate being connected to a node having an active potential during a non-output period, and controls electrical conduction between the first node and an inactive potential line, and a third transistor that has a gate being connected to the fir at node, and controls electrical conduction between the second node and a first cyclic signal line applied with a first period signal having an active potential at the time of termination of the output period.Type: ApplicationFiled: November 22, 2016Publication date: March 16, 2017Inventors: Motoharu MIYAMOTO, Takahiro Ochiai
-
Patent number: 9536467Abstract: A circuit block of a driving circuit of a display device includes a first transistor that has a gate being connected to a first node having an active potential during an output period, and controls electrical conduction between a first clock signal line being applied with a first clock signal and the scanning signal line, a second transistor that has a gate being connected to a second node having an active potential during a non-output period, and controls electrical conduction between the first node and an inactive potential line, and a third transistor that has a gate being connected to the first node, and controls electrical conduction between the second node and a first cyclic signal line applied with a first period signal having an active potential at the time of termination of the output period.Type: GrantFiled: October 14, 2015Date of Patent: January 3, 2017Assignee: Japan Display Inc.Inventors: Motoharu Miyamoto, Takahiro Ochiai
-
Publication number: 20160370672Abstract: A liquid crystal display device is provided with a thin film transistor which includes a gate electrode film that is provided in a first electrode layer located over a first insulating layer, a semiconductor film that is disposed over the gate electrode film via a second insulating layer, a drain electrode and a source electrode that are provided in a second electrode layer located over the semiconductor film and are in contact with an upper surface of the semiconductor film, and a light blocking film that is disposed under the first insulating layer. At least a part thereof overlaps the semiconductor film and the gate electrode film in a plan view. One of the drain electrode and the source electrode is connected to a gate line, and the light blocking film is electrically connected to the source electrode.Type: ApplicationFiled: August 30, 2016Publication date: December 22, 2016Inventors: Takahiro OCHIAI, Motoharu MIYAMOTO, Masahiro HOSHIBA
-
Patent number: 9519389Abstract: A display device with a touch panel includes: a plurality of scanning signal lines, which are aligned in a rectangular display region and in parallel with a side of the rectangular display region, to which an active potential as a potential for making a pixel transistor conductive is applied; drive pulse output circuits which sequentially apply the active potential to the scanning signal lines in the display region; a clock signal output circuit which applies a first clock signal as a clock signal for the drive pulse output circuits to a first clock signal line and stops the application of the first clock signal to the first clock signal line for a stop period during which the sequential application of the active potential is stopped in the middle thereof; and a touch panel control unit which detects contact with a display surface during the stop period.Type: GrantFiled: August 20, 2014Date of Patent: December 13, 2016Assignee: Japan Display Inc.Inventors: Motoharu Miyamoto, Takahiro Ochiai, Yoshinori Aoki, Hideo Sato
-
Publication number: 20160334680Abstract: The liquid crystal display device includes: a TFT substrate including scanning lines extending in a first direction and being arranged in a second direction, video signal lines extending in the second direction and being arranged in the first direction, pixel electrodes arranged in regions surrounded by the scanning lines and the video signal lines, and common electrodes formed with an insulating film arranged between the common electrodes and the pixel electrodes; a counter substrate opposed to the TFT substrate; and a liquid crystal. The first common electrode extends between the first and second scanning lines in the first direction, and the second common electrode extends between the second and third scanning lines in the first direction. The first and second common electrodes are electrically connected by a bridge. The bridge covers the first video signal line without covering the second video signal line, when seen in a plan view.Type: ApplicationFiled: May 6, 2016Publication date: November 17, 2016Inventor: Motoharu MIYAMOTO
-
Patent number: 9459503Abstract: A liquid crystal display device is provided with a thin film transistor which includes a gate electrode film that is provided in a first electrode layer located over a first insulating layer, a semiconductor film that is disposed over the gate electrode film via a second insulating layer, a drain electrode and a source electrode that are provided in a second electrode layer located over the semiconductor film and are in contact with an upper surface of the semiconductor film, and a light blocking film that is disposed under the first insulating layer. At least a part thereof overlaps the semiconductor film and the gate electrode film in a plan view. One of the drain electrode and the source electrode is connected to a gate line, and the light blocking film is electrically connected to the source electrode.Type: GrantFiled: June 24, 2015Date of Patent: October 4, 2016Assignee: Japan Display Inc.Inventors: Takahiro Ochiai, Motoharu Miyamoto, Masahiro Hoshiba
-
Publication number: 20160238903Abstract: The displacement between a TFT substrate and a counter substrate and the cut of an alignment film caused by a columnar spacer are prevented. A liquid crystal display device includes: a TFT substrate including a scanning line extending in a first direction, a picture signal line extending in a second direction, a pixel electrode formed in a region surrounded by the scanning line and the picture signal line, and a common electrode formed as opposed to the pixel electrode through an insulating film; a counter substrate disposed as opposed to the TFT substrate and having a spacer; and a liquid crystal sandwiched between the substrates. A common metal interconnection is formed to cover the picture signal line or the scanning line, and stacked on the common electrode. A through hole is formed on the common metal interconnection. The tip end of the spacer is disposed inside the through hole.Type: ApplicationFiled: February 10, 2016Publication date: August 18, 2016Inventors: Masateru MORIMOTO, Saori SUGIYAMA, Motoharu MIYAMOTO
-
Publication number: 20160154285Abstract: A liquid crystal display device having an alignment layer stopper which is formed external to a display area to suppress the generation of an electric field between signal lines and the alignment layer stopper, wherein the alignment layer stopper includes a second conductive layer SP formed above the first substrate when the alignment layer stopper is formed by coating and a first conductive layer SH formed below the second conductive layer SP through an insulating film and arranged in such a manner that its marginal parts in the longitudinal direction of the second conductive layer SP are exposed when viewed from the plane direction from the second conductive layer SP, and the first conductive layer SH is formed in a thin film layer between signal lines arranged in the side parts of the display area and the second conductive layer SP.Type: ApplicationFiled: February 10, 2016Publication date: June 2, 2016Inventors: Takahiro OCHIAI, Masaki NISHIKAWA, Motoharu MIYAMOTO
-
Patent number: 9291840Abstract: A liquid crystal display device having an alignment layer stopper which is formed external to a display area to suppress the generation of an electric field between signal lines and the alignment layer stopper, wherein the alignment layer stopper includes a second conductive layer SP formed above the first substrate when the alignment layer stopper is formed by coating and a first conductive layer SH formed below the second conductive layer SP through an insulating film and arranged in such a manner that its marginal parts in the longitudinal direction of the second conductive layer SP are exposed when viewed from the plane direction from the second conductive layer SP, and the first conductive layer SH is formed in a thin film layer between signal lines arranged in the side parts of the display area and the second conductive layer SP.Type: GrantFiled: March 19, 2015Date of Patent: March 22, 2016Assignee: Japan Display Inc.Inventors: Takahiro Ochiai, Masaki Nishikawa, Motoharu Miyamoto
-
Publication number: 20160071884Abstract: A display device is provided with a pixel and a dummy pixel including a gate line and a signal line. The dummy pixel includes the gate line and a dummy semiconductor layer crossing the gate line through an insulating layer. The dummy semiconductor layer is electrically separated from the dummy semiconductor layer of the dummy pixel adjacent in the Y direction dummy pixel. The dummy pixel further includes a dummy signal line extending in the Y direction. The dummy signal line is connected to the dummy semiconductor layer through a plurality of contact holes. The contact holes are arranged with the gate line interposed between them in plan view.Type: ApplicationFiled: September 3, 2015Publication date: March 10, 2016Inventors: Motoharu MIYAMOTO, Teppei YAMADA, Yasuhiro KANAYA
-
Publication number: 20160035272Abstract: A circuit block of a driving circuit of a display device includes a first transistor that has a gate being connected to a first node having an active potential during an output period, and controls electrical conduction between a first clock signal line being applied with a first clock signal and the scanning signal line, a second transistor that has a gate being connected to a second node having an active potential during a non-output period, and controls electrical conduction between the first node and an inactive potential line, and a third transistor that has a gate being connected to the first node, and controls electrical conduction between the second node and a first cyclic signal line applied with a first period signal having an active potential at the time of termination of the output period.Type: ApplicationFiled: October 14, 2015Publication date: February 4, 2016Inventors: Motoharu MIYAMOTO, Takahiro OCHIAI
-
Patent number: 9190007Abstract: A circuit block of a driving circuit of a display device includes a first transistor that has a gate being connected to a first node having an active potential during an output period, and controls electrical conduction between a first clock signal line being applied with a first clock signal and the scanning signal line, a second transistor that has a gate being connected to a second node having an active potential during a non-output period, and controls electrical conduction between the first node and an inactive potential line, and a third transistor that has a gate being connected to the first node, and controls electrical conduction between the second node and a first cyclic signal line applied with a first period signal having an active potential at the time of termination of the output period.Type: GrantFiled: January 23, 2014Date of Patent: November 17, 2015Assignee: Japan Display Inc.Inventors: Motoharu Miyamoto, Takahiro Ochiai
-
Patent number: 9166580Abstract: A gate signal line drive circuit and a display using the circuit, which suppress a leak current to reduce a power consumption. A gate signal line drive circuit that supplies a high voltage in a signal high period, and supplies a low voltage in a signal low period, the gate signal line drive circuit including: a high voltage supply switching element that turns on in response to the high period, supplies a voltage of a first basic clock signal to gate signal lines; a high voltage supply off control circuit that supplies a first low voltage to a switch of the high voltage supply switching element in response to the signal low period; and a low voltage supply switching circuit that supplies a second low voltage higher than the first low voltage to the gate signal lines in response to the signal low period.Type: GrantFiled: April 11, 2014Date of Patent: October 20, 2015Assignee: Japan Display Inc.Inventors: Motoharu Miyamoto, Takahiro Ochiai, Hideo Sato