Patents by Inventor Neil Burgess
Neil Burgess has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11099848Abstract: An apparatus comprises: processing circuitry, an instruction decoder, and registers. In response to an overlapped-immediate/register-field-specifying (OIRFS) instruction comprising an opcode field specifying an OIRFS-indicating opcode value, and an overlapped immediate/register field specifying an immediate value and a register specifier, the instruction decoder controls the processing circuitry to use a selected register of the plurality of registers corresponding to the register specifier as a source register or destination register when performing a processing operation depending on the immediate value. The overlapped immediate/register field includes at least one shared bit decoded as part of the immediate value for at least one encoding of the OIRFS instruction and decoded as part of the register specifier for at least one encoding of the OIRFS instruction.Type: GrantFiled: January 30, 2020Date of Patent: August 24, 2021Assignee: Arm LimitedInventor: Neil Burgess
-
Publication number: 20210240472Abstract: An apparatus comprises: processing circuitry, an instruction decoder, and registers. In response to an overlapped-immediate/register-field-specifying (OIRFS) instruction comprising an opcode field specifying an OIRFS-indicating opcode value, and an overlapped immediate/register field specifying an immediate value and a register specifier, the instruction decoder controls the processing circuitry to use a selected register of the plurality of registers corresponding to the register specifier as a source register or destination register when performing a processing operation depending on the immediate value. The overlapped immediate/register field includes at least one shared bit decoded as part of the immediate value for at least one encoding of the OIRFS instruction and decoded as part of the register specifier for at least one encoding of the OIRFS instruction.Type: ApplicationFiled: January 30, 2020Publication date: August 5, 2021Inventor: Neil BURGESS
-
Patent number: 11080054Abstract: Data processing apparatus comprises processing circuitry to selectively apply vector processing operations to one or more data items of one or more data vectors each comprising an ordered plurality of data items at respective vector positions in the data vector, according to the state of respective predicate indicators associated with the vector positions; predicate generation circuitry to apply a processing operation to generate an ordered set of predicate indicators, each associated with a respective one of the vector positions, the ordered set of predicate indicators being associated with an ordered set of active indicators each having an active or an inactive state; and a detector to detect a status flag indicative of whether a predicate indicator at a position, in the ordered set of predicate indicators, corresponding to the position of an outermost active indicator having the active state, has a given state; in which the detector comprises: first and second circuitry to combine the ordered set of predicType: GrantFiled: August 15, 2016Date of Patent: August 3, 2021Assignee: ARM LIMITEDInventors: Neil Burgess, Lee Evan Eisen, Gary Alan Gorman, Daniel Arulraj
-
Patent number: 11068238Abstract: A multiplier circuit is described in which sub-products calculated in a first stage of a carry-save adder (CSA) network are output early, processed by applying a processing function, and re-injected into a subsequent stage of the CSA network to add the processed sub-products. This allows a CSA network provided for multiplication operations to be reused for operations which require sub-products to be processed and added, such as floating-point dot product operations performed on floating-point values represented in bfloatl6 format.Type: GrantFiled: May 21, 2019Date of Patent: July 20, 2021Assignee: Arm LimitedInventors: Michael Alexander Kennedy, Neil Burgess, Zichao Xie, Chiloda Ashan Senarath Pathirane
-
Patent number: 11055096Abstract: An in-order processor has a mapping storage element to store current register mapping information identifying, for each of two or more architectural register specifiers, which physical register specifies valid data for that architectural register specifier. At least one checkpoint storage element stores checkpoint register mapping corresponding to a checkpoint of previous architectural state. This enables checkpoints to be saved and restored simply by transferring mapping information between the mapping and checkpoint storage elements, rather than transferring the actual state data.Type: GrantFiled: January 5, 2018Date of Patent: July 6, 2021Assignee: Arm LimitedInventors: Neil Burgess, Lee Evan Eisen
-
Patent number: 11036503Abstract: Processing circuitry selectively applies vector processing operations to one or more data items of one or more data vectors. Each data vector comprises a plurality of data items at respective vector positions in the data vector according to the state of respective predicate indicators associated with the vector positions. Predicate generation circuitry apply a processing operation to generate a set of predicate indicators, each associated with a respective one of the vector positions, to generate a count value indicative of the number of predicate indicators in the set having a given state, and to store the generated set of predicate indicators and the count value in a predicate store.Type: GrantFiled: August 15, 2016Date of Patent: June 15, 2021Assignee: ARM LIMITEDInventors: Gary Alan Gorman, Lee Evan Eisen, Neil Burgess, Daniel Arulraj
-
Publication number: 20210170386Abstract: An apparatus and method of coating a substrate (110) with a washcoat, comprising: engaging the substrate with a headset (6) of a substrate coating apparatus (100) so as to locate an upper surface of the substrate below a washcoat showerhead of the substrate coating apparatus; discharging a washcoat out of the washcoat showerhead towards the upper surface of the substrate; drawing the washcoat through the substrate by applying a suction force to a lower surface of the substrate. The step of engaging the substrate with the headset comprises engaging a headset seal (115) of the headset with the substrate, the headset seal (115) comprising a perimetral portion (116) extending around the headset and a cantilevered portion (117) extending down from the perimetral portion which engages against a sidewall of the substrate.Type: ApplicationFiled: December 7, 2020Publication date: June 10, 2021Inventors: Neil BURGESS, Christopher HAYTON, Craig THOMSON
-
Publication number: 20210170437Abstract: An apparatus and method of coating a substrate with a washcoat comprising: engaging the substrate (110) with a headset (6) of a substrate coating apparatus (100) so as to locate an upper surface of the substrate below a washcoat showerhead of the substrate coating apparatus; arranging a partition (200) between the washcoat showerhead and the upper surface of the substrate, the partition comprising a plurality of holes (202) and being located in the headset to maintain a first gap between a lower face (203) of the partition and the upper surface of the substrate; discharging a washcoat out of the washcoat showerhead onto an upper face (204) of the partition; and passing the washcoat through the holes (202) in the partition, onto the upper surface of the substrate and into the substrate, at least in part by applying a suction force to a lower surface of the substrate.Type: ApplicationFiled: December 7, 2020Publication date: June 10, 2021Inventors: Neil BURGESS, Christopher HAYTON, Craig THOMSON
-
Patent number: 10963245Abstract: An apparatus is provided, that includes an instruction decoder responsive to an anchored-data processing instruction, to generate one or more control signals. Conversion circuitry is responsive to the one or more control signals to perform a conversion from a data value to an anchored-data select value. The conversion is based on anchor metadata indicative of a given range of significance for the anchored-data select value. Output circuitry is responsive to the one or more control signals, to write the anchored-data select value to a register.Type: GrantFiled: May 29, 2019Date of Patent: March 30, 2021Assignee: Arm LimitedInventors: David Raymond Lutz, Neil Burgess, Christopher Neal Hinds, Nigel John Stephens
-
Patent number: 10936285Abstract: Processing circuitry may support processing of anchor-data values comprising one or more anchored-data elements which represent portions of bits of a two's complement number. The anchored-data processing may depend on anchor information indicating at least one property indicative of a numeric range representable by the result anchored-data element or the anchored-data value. When the operation causes an overflow or an underflow, usage information may be stored indicating a cause of the overflow or underflow and/or an indication of how to update the anchor information and/or number of elements in the anchored-data value to prevent the overflow or underflow. This can support dynamic range adjustment in software algorithms which involve anchored-data processing.Type: GrantFiled: February 6, 2019Date of Patent: March 2, 2021Assignee: Arm LimitedInventors: David Raymond Lutz, Neil Burgess, Christopher Neal Hinds
-
Publication number: 20200371749Abstract: A multiplier circuit is described in which sub-products calculated in a first stage of a carry-save adder (CSA) network are output early, processed by applying a processing function, and re-injected into a subsequent stage of the CSA network to add the processed sub-products. This allows a CSA network provided for multiplication operations to be reused for operations which require sub-products to be processed and added, such as floating-point dot product operations performed on floating-point values represented in bfloatl6 format.Type: ApplicationFiled: May 21, 2019Publication date: November 26, 2020Inventors: Michael Alexander KENNEDY, Neil BURGESS, Zichao XIE, Chiloda Ashan Senarath PATHIRANE
-
Patent number: 10846056Abstract: A configurable SIMD multiplication circuit is provided to perform multiplication on a multiplicand operand M and multiplier operand R with varying data element sizes supported. For each result element generated based on corresponding elements of the multiplicand operand M and the multiplier operand R, the multiplication is performed according to radix-N modified Booth multiplication, where N=2P and P?3. A Booth digit selection scheme is described for improving the efficiency with which higher radix modified Booth multiplication can be implemented in a configurable SIMD multiplier.Type: GrantFiled: August 20, 2018Date of Patent: November 24, 2020Assignee: Arm LimitedInventors: Michael Alexander Kennedy, Neil Burgess, Zichao Xie, Karel Hubertus Gerardus Walters
-
Publication number: 20200319885Abstract: Vector add-with-carry instructions are described which use some elements of a destination vector register, or corresponding fields of a predicate register, to provide the carry information corresponding to results of an add-with-carry operation. This is useful for accelerating computations involving multiplications of long integer values.Type: ApplicationFiled: November 15, 2018Publication date: October 8, 2020Inventors: Mbou EYOLE, Nigel John STEPHENS, Neil BURGESS, Grigorios MAGKLIS
-
Publication number: 20200257499Abstract: Processing circuitry may support processing of anchor-data values comprising one or more anchored-data elements which represent portions of bits of a two's complement number. The anchored-data processing may depend on anchor information indicating at least one property indicative of a numeric range representable by the result anchored-data element or the anchored-data value. When the operation causes an overflow or an underflow, usage information may be stored indicating a cause of the overflow or underflow and/or an indication of how to update the anchor information and/or number of elements in the anchored-data value to prevent the overflow or underflow. This can support dynamic range adjustment in software algorithms which involve anchored-data processing.Type: ApplicationFiled: February 6, 2019Publication date: August 13, 2020Inventors: David Raymond LUTZ, Neil BURGESS, Christopher Neal HINDS
-
Publication number: 20200249942Abstract: An apparatus is provided, that includes an instruction decoder responsive to an anchored-data processing instruction, to generate one or more control signals. Conversion circuitry is responsive to the one or more control signals to perform a conversion from a data value to an anchored-data select value. The conversion is based on anchor metadata indicative of a given range of significance for the anchored-data select value. Output circuitry is responsive to the one or more control signals, to write the anchored-data select value to a register.Type: ApplicationFiled: May 29, 2019Publication date: August 6, 2020Inventors: David Raymond LUTZ, Neil BURGESS, Christopher Neal HINDS, Nigel John STEPHENS
-
Patent number: 10678540Abstract: An apparatus and method are provided for efficiently performing arithmetic operations that include at least a multiplication operation. The apparatus comprises processing circuitry to perform data processing operations, and instruction decode circuitry responsive to program instructions to generate control signals to control the processing circuitry to perform the data processing operations. In response to an arithmetic operation with shift instruction specifying performance of an arithmetic operation comprising at least a multiplication operation, and having a field which provides a programmable shift indication, the instruction decode circuitry is configured to control the processing circuitry to perform the arithmetic operation during which an intermediate value is produced, and to select a target portion of the intermediate value based on an output window determined from the programmable shift indication.Type: GrantFiled: May 8, 2018Date of Patent: June 9, 2020Assignee: Arm LimitedInventors: Jacob Eapen, Mbou Eyole, Neil Burgess
-
Publication number: 20200171529Abstract: A substrate coating apparatus comprises a source of a washcoat, a washcoat showerhead comprising a showerhead plate having a plurality of nozzle apertures for discharging the washcoat towards a face of the substrate located below the washcoat showerhead, a conduit fluidly connecting the source of the washcoat to the washcoat showerhead for supplying washcoat to the washcoat showerhead and a partition ring located between the washcoat showerhead and the face of the substrate. The partition ring is dimensioned to be smaller than the face of the substrate and the substrate coating apparatus is configured in use to bring the partition ring into contact with the face of the substrate to thereby define a central region of the face of the substrate which lies within an interior of the partition ring and a peripheral region of the face of the substrate which lies outside the partition ring.Type: ApplicationFiled: November 26, 2019Publication date: June 4, 2020Inventors: Neil BURGESS, Jamie SAVAGE, Craig THOMSON
-
Publication number: 20200171515Abstract: A washcoat showerhead for depositing a washcoat onto a face of a substrate comprises a housing having an inlet for receiving the washcoat, a showerhead plate and a baffle. The housing and showerhead plate define a showerhead cavity with the baffle located within the showerhead cavity. The showerhead plate has a plurality of nozzle apertures for discharging the washcoat towards the face of the substrate. The baffle comprises an impermeable central body and a plurality of arms extending from the impermeable central body, the plurality of arms defining a plurality of flow apertures circumferentially arranged around the impermeable central body.Type: ApplicationFiled: November 26, 2019Publication date: June 4, 2020Inventors: Neil BURGESS, Jamie SAVAGE, Craig THOMSON
-
Patent number: 10579338Abstract: An apparatus and method are provided for processing input operand values. The apparatus has a set of vector data storage elements, each vector data storage element providing a plurality of sections for storing data values. A plurality of lanes are considered to be provided within the set of storage elements, where each lane comprises a corresponding section from each vector data storage element. Processing circuitry is arranged to perform an arithmetic operation on an input operand value comprising a plurality of portions, by performing an independent arithmetic operation on each of the plurality of portions, in order to produce a result value comprising a plurality of result portions. Storage circuitry is arranged to store the result value within a selected lane of the plurality of lanes, such that each result portion is stored in a different vector data storage element within the corresponding section for the selected lane.Type: GrantFiled: December 6, 2017Date of Patent: March 3, 2020Assignee: ARM LimitedInventors: Christopher Neal Hinds, Neil Burgess, David Raymond Lutz
-
Publication number: 20200057609Abstract: A configurable SIMD multiplication circuit is provided to perform multiplication on a multiplicand operand M and multiplier operand R with varying data element sizes supported. For each result element generated based on corresponding elements of the multiplicand operand M and the multiplier operand R, the multiplication is performed according to radix-N modified Booth multiplication, where N=2P and P?3. A Booth digit selection scheme is described for improving the efficiency with which higher radix modified Booth multiplication can be implemented in a configurable SIMD multiplier.Type: ApplicationFiled: August 20, 2018Publication date: February 20, 2020Inventors: Michael Alexander KENNEDY, Neil BURGESS, Zichao XIE, Karel Hubertus Gerardus WALTERS