Patents by Inventor Neil Buxton
Neil Buxton has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190243578Abstract: In one embodiment, an implementation of a solid state drive (SSD) enables efficient use of volatile memory capacity by receiving data from a host interface communicatively coupled to an SSD, storing the data in one of a plurality of units comprising free memory within a volatile memory within the SSD, writing the data stored in the unit of the volatile memory to a memory buffer within a non-volatile memory within the SSD, and identifying the unit of the volatile memory as free memory after writing the data stored in the unit of the volatile memory to the memory buffer within the non-volatile memory. In one embodiment, the data is protected using a reliability mechanism. In another embodiment, a parity value associated with the data is calculated while transferring the data from the unit of the volatile memory to the memory buffer.Type: ApplicationFiled: February 8, 2018Publication date: August 8, 2019Inventors: Leland Thompson, Gordon Waidhofer, Neil Buxton
-
Publication number: 20190103882Abstract: A non-volatile memory controller includes a hard-decision Low Density Parity Check (LDPC) decoder with a capability to dynamically select a voting method to improve the decoding in low bit error rate (BER) situations. The hard-decision LDPC decoder dynamically selects a voting method associated with a strength requirement for bit flipping decisions. In one implementation, the voting method is selected based on the degree of a variable node and previous syndrome values.Type: ApplicationFiled: September 21, 2018Publication date: April 4, 2019Inventors: Paul Edward Hanham, David Malcolm Symons, Neil Buxton
-
Publication number: 20190079684Abstract: A data storage device comprises a non-volatile semiconductor memory device and a solid-state drive controller communicatively coupled to the non-volatile semiconductor memory device. The non-volatile semiconductor memory device can store data in memory blocks. The solid-state drive controller can, periodically, retrieve counts from a counter table, select a predetermined number of memory blocks corresponding to the lowest counts, and determine an integrity of the stored data in each of the predetermined number of memory blocks. Each count can correspond to a difference between a count limit and a number of read operations performed on one of the memory blocks.Type: ApplicationFiled: November 12, 2018Publication date: March 14, 2019Inventor: Neil Buxton
-
Patent number: 10140042Abstract: A data storage device comprises a non-volatile semiconductor memory device and a solid-state drive controller communicatively coupled to the non-volatile semiconductor memory device. The non-volatile semiconductor memory device can store data in memory blocks. The solid-state drive controller can, periodically, retrieve counts from a counter table, select a predetermined number of memory blocks corresponding to the lowest counts, and determine an integrity of the stored data in each of the predetermined number of memory blocks. Each count can correspond to a difference between a count limit and a number of read operations performed on one of the memory blocks.Type: GrantFiled: September 13, 2017Date of Patent: November 27, 2018Assignee: Toshiba Memory CorporationInventor: Neil Buxton
-
Patent number: 10084479Abstract: A non-volatile memory controller includes a hard-decision Low Density Parity Check (LDPC) decoder with a capability to dynamically select a voting method to improve the decoding in low bit error rate (BER) situations. The hard-decision LDPC decoder dynamically selects a voting method associated with a strength requirement for bit flipping decisions. In one implementation, the voting method is selected based on the degree of a variable node and previous syndrome values.Type: GrantFiled: July 7, 2014Date of Patent: September 25, 2018Assignee: Toshiba Memory CorporationInventors: Paul Edward Hanham, David Malcolm Symons, Neil Buxton
-
Patent number: 9910600Abstract: A memory controller and methods thereof suitable for operating a system utilizing multiple memory bus channels and/or multiple banks of memory devices on each channel wherein the memory devices is polled only when necessary. The memory controller includes means for determining a status of each individual memory device of the plurality of memory devices, a channel controller for each memory bus channel, and at least one status register on which is stored a plurality of bits. The channel controller maintains a derived status of each individual memory device based on the current and previous status data. Each individual bit of the plurality of bits of the status register corresponds to an individual memory device of the plurality of memory devices and indicates the derived status of the individual memory device which are used to determine whether to check for a queued command destined for the individual memory device.Type: GrantFiled: April 22, 2016Date of Patent: March 6, 2018Assignee: Toshiba Memory CorporationInventors: Neil Buxton, Matthew Stephens
-
Publication number: 20160259553Abstract: A memory controller and methods thereof suitable for operating a system utilizing multiple memory bus channels and/or multiple banks of memory devices on each channel wherein the memory devices is polled only when necessary. The memory controller includes means for determining a status of each individual memory device of the plurality of memory devices, a channel controller for each memory bus channel, and at least one status register on which is stored a plurality of bits. The channel controller maintains a derived status of each individual memory device based on the current and previous status data. Each individual bit of the plurality of bits of the status register corresponds to an individual memory device of the plurality of memory devices and indicates the derived status of the individual memory device which are used to determine whether to check for a queued command destined for the individual memory device.Type: ApplicationFiled: April 22, 2016Publication date: September 8, 2016Inventors: Neil Buxton, Matthew Stephens
-
Patent number: 9407294Abstract: A non-volatile memory controller for a solid state drive includes a soft-decision LDPC decoder. The soft-decision LDPC decoder includes a probability generation module. A processor reads collected statistics collated from decoded frames and tunes the performance of the soft-decision LDPC decoder performance. Additional parameters may also be taken into account, such as the scramble seed and the type of non-volatile memory. An asymmetry in errors may also be detected and provided to a hard-decision LDPC decoder to adjust its performance.Type: GrantFiled: July 7, 2014Date of Patent: August 2, 2016Assignee: Kabushi Kaisha Toshiba.Inventors: Paul Edward Hanham, David Malcolm Symons, Neil Buxton
-
Patent number: 9335952Abstract: A memory controller and methods thereof suitable for operating a system utilizing multiple memory bus channels and/or multiple banks of memory devices on each channel wherein the memory devices is polled only when necessary. The memory controller includes means for determining a status of each individual memory device of the plurality of memory devices, a channel controller for each memory bus channel, and at least one status register on which is stored a plurality of bits. The channel controller maintains a derived status of each individual memory device based on the current and previous status data. Each individual bit of the plurality of bits of the status register corresponds to an individual memory device of the plurality of memory devices and indicates the derived status of the individual memory device which are used to determine whether to check for a queued command destined for the individual memory device.Type: GrantFiled: March 3, 2014Date of Patent: May 10, 2016Assignee: OCZ Storage Solutions, Inc.Inventors: Neil Buxton, Matthew Stephens
-
Publication number: 20160006459Abstract: A non-volatile memory controller includes a hard-decision Low Density Parity Check (LDPC) decoder with a capability to dynamically select a voting method to improve the decoding in low bit error rate (BER) situations. The hard-decision LDPC decoder dynamically selects a voting method associated with a strength requirement for bit flipping decisions. In one implementation, the voting method is selected based on the degree of a variable node and previous syndrome values.Type: ApplicationFiled: July 7, 2014Publication date: January 7, 2016Inventors: Paul Edward HANHAM, David Malcolm SYMONS, Neil BUXTON
-
Publication number: 20160006462Abstract: A non-volatile memory controller for a solid state drive includes a soft-decision LDPC decoder. The soft-decision LDPC decoder includes a probability generation module. A processor reads collected statistics collated from decoded frames and tunes the performance of the soft-decision LDPC decoder performance. Additional parameters may also be taken into account, such as the scramble seed and the type of non-volatile memory. An asymmetry in errors may also be detected and provided to a hard-decision LDPC decoder to adjust its performance.Type: ApplicationFiled: July 7, 2014Publication date: January 7, 2016Inventors: Paul Edward HANHAM, David Malcolm SYMONS, Neil BUXTON
-
Publication number: 20140250262Abstract: A memory controller and methods thereof suitable for operating a system utilizing multiple memory bus channels and/or multiple banks of memory devices on each channel wherein the memory devices is polled only when necessary. The memory controller includes means for determining a status of each individual memory device of the plurality of memory devices, a channel controller for each memory bus channel, and at least one status register on which is stored a plurality of bits. The channel controller maintains a derived status of each individual memory device based on the current and previous status data. Each individual bit of the plurality of bits of the status register corresponds to an individual memory device of the plurality of memory devices and indicates the derived status of the individual memory device which are used to determine whether to check for a queued command destined for the individual memory device.Type: ApplicationFiled: March 3, 2014Publication date: September 4, 2014Applicant: OCZ STORAGE SOLUTIONS, INC.Inventors: Neil Buxton, Matthew Stephens
-
Patent number: 8554976Abstract: A method for processing an incoming command destined for a target is provided, comprising: determining if the incoming command is a data command or a management command; forwarding the incoming command to a storage management component of the target when the incoming command is a management command; when the incoming command is a data command: determining if a disk command queue on the target is full; sending the incoming command to the disk command queue when the disk command queue is not full; when the disk command queue is full: starting a timer, the timer having a predetermined length; sending the incoming command to the disk command queue when the disk command queue becomes not full prior to the expiration of the timer; and sending a rejection of the incoming command to the host only if, upon expiration of the timer, if the disk command queue is still full.Type: GrantFiled: July 8, 2011Date of Patent: October 8, 2013Assignee: PLX Technology, Inc.Inventors: Neil Buxton, Philip David Rose
-
Patent number: 8504755Abstract: A bridge device for connecting a USB 3 host device with a plurality of downstream, non-USB 3 mass storage devices, such as SATA or PATA devices. The bridge device comprises an embedded hub having a plurality of internal USB 3 devices. The internal USB 3 devices do not have a physical USB 3 interface. The bridge device also has at least one downstream physical non-USB 3 device, to which a mass storage device may be attached. The internal USB 3 devices enable the host device to be presented with a plurality of USB 3 devices. This, in turn, allows transfer to the plurality of downstream physical non-USB 3 devices, via the internal USB 3 devices at an increased rate. The bridge may also include a downstream physical USB 3 interface. This can allow multiple bridge devices to be connected together in a cascade.Type: GrantFiled: March 3, 2010Date of Patent: August 6, 2013Assignee: PLX Technology, Inc.Inventors: Duncan Beadnell, Neil Buxton, Gary Calder
-
Publication number: 20130013840Abstract: A method for processing an incoming command destined for a target is provided, comprising: determining if the incoming command is a data command or a management command; forwarding the incoming command to a storage management component of the target when the incoming command is a management command; when the incoming command is a data command: determining if a disk command queue on the target is full; sending the incoming command to the disk command queue when the disk command queue is not full; when the disk command queue is full: starting a timer, the timer having a predetermined length; sending the incoming command to the disk command queue when the disk command queue becomes not full prior to the expiration of the timer; and sending a rejection of the incoming command to the host only if, upon expiration of the timer, if the disk command queue is still full.Type: ApplicationFiled: July 8, 2011Publication date: January 10, 2013Applicant: PLX TECHNOLOGY, INC.Inventors: Neil BUXTON, Philip David ROSE
-
Publication number: 20110219163Abstract: A bridge device for connecting a USB 3 host device with a plurality of downstream, non-USB 3 mass storage devices, such as SATA or PATA devices. The bridge device comprises an embedded hub having a plurality of internal USB 3 devices. The internal USB 3 devices do not have a physical USB 3 interface. The bridge device also has at least one downstream physical non-USB 3 device, to which a mass storage device may be attached. The internal USB 3 devices enable the host device to be presented with a plurality of USB 3 devices. This, in turn, allows transfer to the plurality of downstream physical non-USB 3 devices, via the internal USB 3 devices at an increased rate. The bridge may also include a downstream physical USB 3 interface. This can allow multiple bridge devices to be connected together in a cascade.Type: ApplicationFiled: March 3, 2010Publication date: September 8, 2011Inventors: Duncan Beadnell, Neil Buxton, Gary Calder
-
Publication number: 20070294455Abstract: In order provide a host apparatus 20, such as a digital television receiver, with the capability of transmitting commands to an external storage medium device 21 connected to the host apparatus 20 over an external databus 22, the host apparatus 20 is provided with: a command bus 28 and a command interface 26, 27 arranged in accordance with one of the ATA/IDE standard or the Serial ATA standard for transmitting commands to a storage medium device over the storage medium command bus 28; and an integrated circuit chip 29 connected to the command bus 28 and to the external databus 22 and having an interface arranged to convert commands received from the command bus 28 in a format in accordance with said one of the ATA/IDE standard or the Serial ATA standard into a format for the external databus 22 and to transmit the converted commands over the external databus 22. The external databus 22 may be arranged in accordance with the IEEE 1394 standard or the Universal Serial Bus standard.Type: ApplicationFiled: March 21, 2005Publication date: December 20, 2007Applicant: OXFORD SEMICONDUCTOR LIMITEDInventors: Neil Buxton, Mark Bridger, Mehrdad Khodaparast