Patents by Inventor Niles Yang
Niles Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11164634Abstract: A storage system comprises a controller connected to blocks of non-volatile memory cells. The memory cells can be operated as single level cell (“SLC”) memory cells or multi-level cell (“MLC”) memory cells. To increase write performance for a subset of memory cells being operated as SLC memory cells, the controller performs a deeper erase process and a weaker program process for the subset of memory cells. The weaker program process results in a programmed threshold voltage distribution that is lower than the “nominal” programmed threshold voltage distribution. Having a lower programmed threshold voltage distribution reduces the magnitude of the programming and sensing voltages needed and, therefore, shortens the time required to generate the programming and sensing voltages, and reduces power consumption.Type: GrantFiled: June 24, 2019Date of Patent: November 2, 2021Assignee: Western Digital Technologies, Inc.Inventors: Niles Yang, Sahil Sharma, Rohit Sehgal, Phil Reusswig
-
Publication number: 20210334030Abstract: Systems and methods for storage systems using storage device monitoring for load balancing are described. Storage devices may be configured for data access through a common data stream, such as the storage devices in a storage node or server. Data operations from the common data stream may be distributed among the storage devices using a load balancing algorithm. Performance parameter values, such as grown bad blocks, program-erase cycles, and temperature, may be received for the storage devices and used to determine variance values for each storage device. Variance values demonstrating degrading storage devices may be used to reduce the load allocation of data operations to the degrading storage devices.Type: ApplicationFiled: April 22, 2020Publication date: October 28, 2021Inventors: Niles Yang, Phil Reusswig, Sahil Sharma, Rohit Sehgal
-
Publication number: 20210272639Abstract: A memory apparatus and method of operation is provided. The apparatus includes a plurality of memory cells coupled to a control circuit. The control circuit is configured to receive data indicating a data state for each memory cell of a set of memory cells of the plurality of memory cells and program, in multiple programming loops, the set of memory cells according to the data indicating the data state for each memory cell of the set of memory cells. The control circuit is further configured to determine that the programming of the set of memory cells is in a last programming loop of the multiple programming loops and in response to the determination, receive data indicating a data state for each memory cell of another set of memory cells of the plurality of memory cells.Type: ApplicationFiled: February 27, 2020Publication date: September 2, 2021Applicant: SanDisk Technologies LLCInventors: Piyush A. Dhotre, Sahil Sharma, Niles Yang, Phil Reusswig
-
Publication number: 20210240358Abstract: A storage system and method for boundary wordline data retention handling are provided. In one embodiment, the storage system includes a memory having a single-level cell (SLC) block and a multi-level cell (MLC) block. The system determines if the boundary wordline in the MLC block has a data retention problem (e.g., by determining how long it has been since the boundary wordline was programmed). To address the data retention problem, the storage system can copy data from a wordline in the SLC block that corresponds to the boundary wordline in the MLC block to a wordline in another SLC block prior to de-committing the data in the SLC block. Alternatively, the storage system can reprogram the data in the boundary wordline using a double fine programing technique.Type: ApplicationFiled: February 3, 2020Publication date: August 5, 2021Applicant: Western Digital Technologies, Inc.Inventors: Sahil Sharma, Nian Niles Yang, Phil Reusswig, Rohit Sehgal, Piyush A. Dhotre
-
Patent number: 11081187Abstract: A method of operating a storage device, including; performing, by a non-volatile memory, an erase operation on a block of memory in the non-volatile memory, where the non-volatile memory is coupled to a controller; receiving, by the non-volatile memory, a host-transaction within a first time period, where, the non-volatile memory is coupled to a host device; and suspending, by the non-volatile memory, an erase operation in response to receiving the host-transaction by: determining the erase operation has completed a charge phase; and suspending the erase operation during a pulse phase of the erase operation. The method additionally includes the non-volatile memory maintaining a loop counter and a pulse counter, where: the loop counter increments in response to completion of an erase loop, and the pulse counter increments in response to completion of an erase pulse, where the erase pulse is applied during a pulse phase of the erase operation.Type: GrantFiled: December 11, 2019Date of Patent: August 3, 2021Inventors: Sahil Sharma, Phil Reusswig, Rohit Sehgal, Piyush A. Dhotre, Niles Yang
-
Publication number: 20210183450Abstract: A method of operating a storage device, including; performing, by a non-volatile memory, an erase operation on a block of memory in the non-volatile memory, where the non-volatile memory is coupled to a controller; receiving, by the non-volatile memory, a host-transaction within a first time period, where, the non-volatile memory is coupled to a host device; and suspending, by the non-volatile memory, an erase operation in response to receiving the host-transaction by: determining the erase operation has completed a charge phase; and suspending the erase operation during a pulse phase of the erase operation. The method additionally includes the non-volatile memory maintaining a loop counter and a pulse counter, where: the loop counter increments in response to completion of an erase loop, and the pulse counter increments in response to completion of an erase pulse, where the erase pulse is applied during a pulse phase of the erase operation.Type: ApplicationFiled: December 11, 2019Publication date: June 17, 2021Applicant: SanDisk Technologies LLCInventors: Sahil Sharma, Phil Reusswig, Rohit Sehgal, Piyush A. Dhotre, Niles Yang
-
Patent number: 11030096Abstract: Preparing a key block in a memory system. Various methods include: selecting a candidate key block of memory; checking a quality of the candidate key block using a word line of the candidate key block; altering operating parameters of the candidate key memory block; and registering the candidate key memory block as the key block. Where altering the operating parameters includes replacing a first set of parameters associated with the first memory block with a second set of parameters, where the first set of parameters includes a first erase parameter, a first program parameter, and a first read parameter, where the memory block operating in a normal block mode is accessed using the first set of parameters, and the second set of parameters includes a second erase parameter, a second program parameter, and a second read parameter, where the first memory block is accessed using the second set of parameters.Type: GrantFiled: January 10, 2019Date of Patent: June 8, 2021Inventors: Niles Yang, Sahil Sharma, Rohit Sehgal, Phil Reusswig
-
Patent number: 11016545Abstract: The present disclosure discloses a memory device including a control system for thermal throttling. The control system acquires the temperature of a non-volatile memory element from a temperature detector at a first frequency. Upon determining that the temperature of the non-volatile memory element is above a pre-determined threshold, the control system acquires the temperature of the non-volatile memory element from the temperature detector at a second frequency that is higher than the first frequency and activates the thermal throttling for the non-volatile memory element.Type: GrantFiled: March 29, 2017Date of Patent: May 25, 2021Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Nian Niles Yang, Dmitry Vaysman, Eran Erez, Grishma Shah
-
Publication number: 20210149800Abstract: A system and method for a power-cycle based read scrub of a memory device is provided. A controller stores an access counter which indicates a number of times a logical block address (LBA) has been accessed. When the LBA is accessed, the LBA counter is incremented. If the LBA counter indicates a count higher than a predetermined count, data stored in the LBA is duplicated and the duplicate data is stored as backup data. Subsequent access of the LBA will show that the LBA count is higher than the predetermined count, so the backup data will be accessed rather than the original LBA, thus preventing read-induced failure of the data which may be caused by further repeated access of the same LBA.Type: ApplicationFiled: November 20, 2019Publication date: May 20, 2021Applicant: Western Digital Technologies, Inc.Inventors: Niles Yang, Lior Avital, Mrinal Kochar, Daniel Linnen, Rohit Sehgal
-
Patent number: 10996862Abstract: A data storage system performs operations including determining an endurance level of a block of memory cells; adjusting a read performance profile for the block of memory cells based on the determined endurance level; receiving a data read command specifying data to be read from a particular memory cell of the block of memory cells; and in response to the data read command, performing a read operation on the particular memory cell using the adjusted read performance profile.Type: GrantFiled: June 17, 2019Date of Patent: May 4, 2021Assignee: Western Digital Technologies, Inc.Inventors: Phil Reusswig, Mohsen Purahmad, Sahil Sharma, Rohit Sehgal, Niles Yang
-
Patent number: 10896123Abstract: Techniques are described for performing a read scan process on a non-volatile memory system in order to determine memory blocks that may have a high bit error rate, where if such blocks are found they can be refreshed. Rather than work through the blocks of a memory system sequentially based on the physical block addresses, the memory system maintains a measure of data quality, such as an estimated or average bit error rate, for multi-block groups. For example, the groups can correspond to regions of memory die in the system. The groups are ranked by their data quality, with the groups being scanned in order of the data quality. The blocks within a group can also be ranked, based on factors such as the program/erase count.Type: GrantFiled: December 13, 2018Date of Patent: January 19, 2021Assignee: Western Digital Technologies, Inc.Inventors: Nian Niles Yang, Sahil Sharma, Philip Reusswig, Rohit Sehgal
-
Patent number: 10884628Abstract: Improving performance of a read in a memory system. Various methods include: reading data from a word line in a memory block, where during the read, associated parameters are generated that include: a value indicative of a throughput time, and a value indicative of a bit error rate (BER); retrieving the value indicative of the throughput time and the value indicative of the BER; and performing a read improvement process if the value indicative of the throughput time is above a threshold value. The method also includes performing the read improvement process by: flagging the memory block if the value indicative of the BER is at or below and expected BER; and performing cleanup operations if the value indicative of the BER is higher than the expected BER.Type: GrantFiled: December 20, 2018Date of Patent: January 5, 2021Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Niles Yang, Phil Reusswig, Alexandra Bauche
-
Publication number: 20200402582Abstract: A storage system comprises a controller connected to blocks of non-volatile memory cells. The memory cells can be operated as single level cell (“SLC”) memory cells or multi-level cell (“MLC”) memory cells. To increase write performance for a subset of memory cells being operated as SLC memory cells, the controller performs a deeper erase process and a weaker program process for the subset of memory cells. The weaker program process results in a programmed threshold voltage distribution that is lower than the “nominal” programmed threshold voltage distribution. Having a lower programmed threshold voltage distribution reduces the magnitude of the programming and sensing voltages needed and, therefore, shortens the time required to generate the programming and sensing voltages, and reduces power consumption.Type: ApplicationFiled: June 24, 2019Publication date: December 24, 2020Applicant: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Niles Yang, Sahil Sharma, Rohit Sehgal, Phil Reusswig
-
Publication number: 20200401207Abstract: For solid state drive (SSD) or other memory system formed of multiple memory dies, techniques are presented for operation in a standby mode with increased power savings. The memory dies are operable in a regular standby mode and in a low power standby mode. Based upon the amount of current each of the memory dies in the regular standby mode, when the device goes into standby the memory dies that draw higher amounts of current when in the regular standby mode are instead placed into the low power standby mode. The amount of current drawn by each of the memory die in the regular standby mode can be determined for each of the memory dies at die sort or as part of the memory test process, or can be determine by an assembled SSD itself.Type: ApplicationFiled: June 20, 2019Publication date: December 24, 2020Applicant: Western Digital Technologies, Inc.Inventors: Nian Niles Yang, Dmitry Vaysman, Ekram Bhuiyan
-
Publication number: 20200393973Abstract: A data storage system performs operations including determining an endurance level of a block of memory cells; adjusting a read performance profile for the block of memory cells based on the determined endurance level; receiving a data read command specifying data to be read from a particular memory cell of the block of memory cells; and in response to the data read command, performing a read operation on the particular memory cell using the adjusted read performance profile.Type: ApplicationFiled: June 17, 2019Publication date: December 17, 2020Inventors: Phil Reusswig, Mohsen Purahmad, Sahil Sharma, Rohit Sehgal, Niles Yang
-
Patent number: 10839914Abstract: Embodiments of the present disclosure relate to physical secure erase (PSE) of solid state drives (SSDs). One embodiment of a method of PSE of a SSD includes receiving a PSE command, erasing the memory cells of the blocks, programming the memory cells, and programming the select gates to a portion of the blocks. One embodiment of a SSD includes a controller and a plurality of blocks having a plurality of NAND strings. Each NAND string includes connected in series a select gate drain, memory cells, and a select gate source. The SSD includes a memory erasing instruction that cause the controller to erase the memory cells of the block, program the memory cells, and increase the threshold voltage to the select gate drain and/or the select gate source of some of the NAND strings from the blocks.Type: GrantFiled: April 23, 2019Date of Patent: November 17, 2020Assignee: WESTERN DIGITAL TECHNOLOGIES, Inc.Inventors: Zhenlei Z. Shen, Nian Niles Yang, Gautham Reddy
-
Patent number: 10817187Abstract: In one embodiment, there is a method for implementing balancing block wearing leveling at a storage device including one or more single level cell (SLC) blocks in a SLC block pool and one or more non-single level cell (nSLC) blocks in a nSLC block pool for storing data and a memory controller for performing operations on the SLC blocks and nSLC blocks, the method comprising: at the memory controller: receiving a first request to perform a wear leveling operation on a respective block pool of one of: the SLC block pool and the nSLC block pool; determining whether one or more blocks in the respective block pool meet block pool transfer criteria; in response to a determination that the one or more blocks in the respective block pool meets block pool transfer criteria, reclassifying the one or more blocks in the respective block pool as the other of the SLC block pool and the nSLC block pool; and in response to a determination that the one or more blocks in the respective block pool does not meet block pool transType: GrantFiled: January 24, 2019Date of Patent: October 27, 2020Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Niles Yang, Sahil Sharma, Rohit Sehgal, Phil Reusswig
-
Patent number: 10790031Abstract: A data storage system performs operations including receiving a data read command corresponding to a first memory cell; determining whether the first memory cell is in a first read condition; if the first memory cell is in the first read condition: applying a first voltage level to the first memory cell, the first voltage level being a predetermined voltage level corresponding to a read operation for memory cells in the first read condition; and sensing a first level of current, or lack thereof, through the first memory cell during application of the first voltage level to the first memory cell; and if the first memory cell is not in the first read condition: applying a second voltage level to the first memory cell, the second voltage level being a voltage level corresponding to a read operation for memory cells in a read condition other than the first read condition.Type: GrantFiled: June 5, 2019Date of Patent: September 29, 2020Assignee: Western Digital Technologies, Inc.Inventors: Piyush Sagdeo, Chris Yip, Sourabh Sankule, Pitamber Shukla, Anubhav Khandelwal, Mohan Dunga, Niles Yang
-
Patent number: 10770158Abstract: Detecting a faulty memory block. Various methods include: performing a read operation on a memory block of the memory array, the read operation generates a failed bit count; determining the failed bit count in above a value associated with an overall failed bit count; determining the failed bit count is above a threshold value; in response, performing a confirmation process on the memory block, the confirmation process defining a number of consecutive erase cycles and a level of an erase cycle, the confirmation process results in erase pass or erase fail; and marking the memory block for garbage collection in response to determining the confirmation process results in erase fail. Methods additionally include setting the level of the erase cycle by modifying at least one selected form the group comprising: an erase voltage parameter; an erase verify parameter; and a number of bits ignored during the erase cycle.Type: GrantFiled: May 15, 2019Date of Patent: September 8, 2020Assignee: Western Digital Technologies, Inc.Inventors: Mahim Gupta, Rohit Sehgal, Rohan Dhekane, Niles Yang, Aaron Lee
-
Patent number: 10755798Abstract: Recovering data from a faulty memory block in a memory system. Various methods include: reading a target word line in a memory block to obtain a first data; determining the first data has an uncorrectable error; and then adjust bias parameters of a first group of neighboring word lines within the memory block, where adjusting bias parameters creates a first adjusted bias parameters; and reading the target word line using the adjusted bias parameters to obtain second data from the target word line. The method also includes determining the second data has a second uncorrectable error; and then adjusting bias parameters of a second group of lines within the memory block, where adjusting the bias parameters of the second group creates second adjusted bias parameters; and reading the target word line using the first and second adjusted bias parameters to obtain a third data from the target word line.Type: GrantFiled: December 17, 2018Date of Patent: August 25, 2020Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Niles Yang, Pitamber Shukla, Mohan Dunga