Patents by Inventor Noriyuki Tokuhiro
Noriyuki Tokuhiro has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10484229Abstract: A PAM reception circuit includes a first comparison circuit that outputs a first bit value in two-bit values based on a result of a comparison between a reception signal of pulse amplitude modulation 4 in which the two-bit values are associated with four potential levels divided by three threshold values by gray codes and a first threshold value which is a center of the three threshold values, an absolute value circuit that outputs an absolute value of a difference between the reception signal and the first threshold value or a negative value obtained by inverting a sign of the absolute value from a positive sign to a negative sign, and a second comparison circuit that outputs a second bit value in the two-bit values based on a result of a comparison between a second threshold value which is larger than the first threshold value in the three threshold values.Type: GrantFiled: January 31, 2018Date of Patent: November 19, 2019Assignee: FUJITSU LIMITEDInventor: Noriyuki Tokuhiro
-
Patent number: 10256798Abstract: A delay circuit includes: a delay line that delays an input signal in accordance with a delay setting signal and performs output of the input signal as a delayed signal; and a logic circuit processes the input signal to the delay line and the delayed signal.Type: GrantFiled: November 7, 2016Date of Patent: April 9, 2019Assignee: FUJITSU LIMITEDInventors: Noriyuki Tokuhiro, Masazumi Maeda
-
Publication number: 20180227162Abstract: A PAM reception circuit includes a first comparison circuit that outputs a first bit value in two-bit values based on a result of a comparison between a reception signal of pulse amplitude modulation 4 in which the two-bit values are associated with four potential levels divided by three threshold values by gray codes and a first threshold value which is a center of the three threshold values, an absolute value circuit that outputs an absolute value of a difference between the reception signal and the first threshold value or a negative value obtained by inverting a sign of the absolute value from a positive sign to a negative sign, and a second comparison circuit that outputs a second bit value in the two-bit values based on a result of a comparison between a second threshold value which is larger than the first threshold value in the three threshold values.Type: ApplicationFiled: January 31, 2018Publication date: August 9, 2018Applicant: FUJITSU LIMITEDInventor: Noriyuki Tokuhiro
-
Publication number: 20170163250Abstract: A delay circuit includes: a delay line that delays an input signal in accordance with a delay setting signal and performs output of the input signal as a delayed signal; and a logic circuit that performs logical calculation of the input signal to the delay line and the delayed signal.Type: ApplicationFiled: November 7, 2016Publication date: June 8, 2017Applicant: FUJITSU LIMITEDInventors: Noriyuki Tokuhiro, Masazumi MAEDA
-
Publication number: 20170163268Abstract: A delay circuit includes: a delay line that delays an input signal in accordance with a delay setting signal and outputs the input signal as a delayed signal; and a delay line control circuit that generates the delay setting signal in accordance with delay setting data used to specify a delay value in stages and outputs the delay setting signal to the delay line, the delay line control circuit including a conversion circuit that replaces delay setting data to be modified in which a delay amount of a certain range is not obtained with respect to a change in a value of the delay setting data with normal delay setting data in which a delay amount of a certain change range is obtained and that is adjacent to the delay setting data to be modified, and outputs the delay setting data to the delay line.Type: ApplicationFiled: October 25, 2016Publication date: June 8, 2017Applicant: FUJITSU LIMITEDInventors: Masazumi MAEDA, Noriyuki Tokuhiro
-
Patent number: 9558798Abstract: A receiving circuit that receives differential data strobe signals between a controller and a memory, the receiving circuit includes: a first receiver that compares one of the differential data strobe signals to the other, output a high logic value when the one of the differential data strobe signals is higher than the other, and output a low logic value when the one is lower than the other; a second receiver that compares one of the differential data strobe signals to a strobe reference voltage, output a high logic value when the one of the differential data strobe signals is higher than the strobe reference voltage, and output a low logic value when the one of the differential data strobe signals is lower than the strobe reference voltage; and a determination circuit that outputs a logical OR of an output of the first receiver and an output of the second receiver.Type: GrantFiled: October 8, 2015Date of Patent: January 31, 2017Assignee: FUJITSU LIMITEDInventors: Noriyuki Tokuhiro, Ryo Mizutani
-
Patent number: 9552310Abstract: An EVEN component selecting unit and an ODD component selecting unit acquire a first signal from a DQ signal based on a rising edge of a DQS signal and a second signal from the DQ signal based on a falling edge of the DQS signal. Variable delay adding units give the first signal a first delay based on a phase difference between an internal clock signal and the rising edge of the DQS signal and give the second signal a second delay based on a phase difference between the internal clock signal and the falling edge of the DQS signal. Data capturing units capture, based on the internal clock signal, data from the first signal to which the first delay is given and the second signal to which the second delay is given.Type: GrantFiled: September 10, 2014Date of Patent: January 24, 2017Assignee: FUJITSU LIMITEDInventors: Ryo Mizutani, Noriyuki Tokuhiro, Michitaka Hashimoto
-
Patent number: 9437261Abstract: A memory controller has a first variable delay circuit that delays a data strobe signal received from a memory, and a second variable delay circuit that variably delays a data signal which is received from the memory and is synchronous with the data strobe signal, and that is set a second delay amount which is different from a first delay amount of the first variable delay circuit.Type: GrantFiled: January 16, 2015Date of Patent: September 6, 2016Assignee: FUJITSU LIMITEDInventor: Noriyuki Tokuhiro
-
Patent number: 9361253Abstract: A signal control circuit includes: a delay acquisition circuit configured to obtain a first delay amount to be added to an input signal for aligning timing of rise of the input signal with timing of fall or rise of a reference signal and a second delay amount to be added to the input signal for aligning timing of fall of the input signal with timing of the fall or the rise of the reference signal; and a ratio calculation circuit configured to calculate a duty ratio of the input signal based on a difference between the first delay amount and the second delay amount.Type: GrantFiled: June 5, 2014Date of Patent: June 7, 2016Assignee: FUJITSU LIMITEDInventors: Katsuhiko Ookubo, Michitaka Hashimoto, Noriyuki Tokuhiro
-
Publication number: 20160148663Abstract: A receiving circuit that receives differential data strobe signals between a controller and a memory, the receiving circuit includes: a first receiver that compares one of the differential data strobe signals to the other, output a high logic value when the one of the differential data strobe signals is higher than the other, and output a low logic value when the one is lower than the other; a second receiver that compares one of the differential data strobe signals to a strobe reference voltage, output a high logic value when the one of the differential data strobe signals is higher than the strobe reference voltage, and output a low logic value when the one of the differential data strobe signals is lower than the strobe reference voltage; and a determination circuit that outputs a logical OR of an output of the first receiver and an output of the second receiver.Type: ApplicationFiled: October 8, 2015Publication date: May 26, 2016Applicant: FUJITSU LIMITEDInventors: Noriyuki TOKUHIRO, Ryo MIZUTANI
-
Publication number: 20150213875Abstract: A memory controller has a first variable delay circuit that delays a data strobe signal received from a memory, and a second variable delay circuit that variably delays a data signal which is received from the memory and is synchronous with the data strobe signal, and that is set a second delay amount which is different from a first delay amount of the first variable delay circuit.Type: ApplicationFiled: January 16, 2015Publication date: July 30, 2015Inventor: Noriyuki Tokuhiro
-
Publication number: 20150121117Abstract: An EVEN component selecting unit and an ODD component selecting unit acquire a first signal from a DQ signal based on a rising edge of a DQS signal and a second signal from the DQ signal based on a falling edge of the DQS signal. Variable delay adding units give the first signal a first delay based on a phase difference between an internal clock signal and the rising edge of the DQS signal and give the second signal a second delay based on a phase difference between the internal clock signal and the falling edge of the DQS signal. Data capturing units capture, based on the internal clock signal, data from the first signal to which the first delay is given and the second signal to which the second delay is given.Type: ApplicationFiled: September 10, 2014Publication date: April 30, 2015Inventors: Ryo Mizutani, Noriyuki Tokuhiro, Michitaka Hashimoto
-
Patent number: 8976619Abstract: A semiconductor apparatus includes a phase detecting unit that continuously detects a first delay amount during a read operation, based on a phase difference between an external clock signal and an internal clock signal; a generating unit that generates a second control signal by delaying a first control signal by a second delay amount that when added to the first delay amount, the sum is a specific time period, a valid time period of the first control signal starts when the read operation starts and is at least to equal a read time for one data signal and less than the specific time period that is from the start of the read operation until output of a received data signal; and a delay control unit that delays the data signal by the first delay amount detected at a start of a valid time period of the generated second control signal.Type: GrantFiled: March 4, 2014Date of Patent: March 10, 2015Assignee: Fujitsu LimitedInventor: Noriyuki Tokuhiro
-
Publication number: 20150032950Abstract: A signal control circuit includes: a delay acquisition circuit configured to obtain a first delay amount to be added to an input signal for aligning timing of rise of the input signal with timing of fall or rise of a reference signal and a second delay amount to be added to the input signal for aligning timing of fall of the input signal with timing of the fall or the rise of the reference signal; and a ratio calculation circuit configured to calculate a duty ratio of the input signal based on a difference between the first delay amount and the second delay amount.Type: ApplicationFiled: June 5, 2014Publication date: January 29, 2015Applicant: FUJITSU LIMITEDInventors: Katsuhiko Ookubo, Michitaka Hashimoto, Noriyuki Tokuhiro
-
Patent number: 8854090Abstract: A PMOS output stage and an NMOS output stage of which output impedances are controlled in accordance with impedance codes, a gate control part which drives output transistors held by the PMOS output stage and the NMOS output stage, and a slew rate control part which generates bias voltages to control driving ability of the gate control part based on an input current are included, and manufacturing variability of an input current circuit generating an input current is corrected by using the impedance code by the slew rate control part.Type: GrantFiled: December 23, 2012Date of Patent: October 7, 2014Assignee: Fujitsu LimitedInventors: Yasutaka Kanayama, Noriyuki Tokuhiro
-
Patent number: 8788780Abstract: A signal restoration circuit includes a storage configured to store input signals by disposing the input signals in an input order, the input signals being readable from the storage in the disposed order, and a storage controller configured to control delay time from an input of the input signal to an output in the storage based on delay information of the input signal.Type: GrantFiled: May 16, 2012Date of Patent: July 22, 2014Assignee: Fujitsu LimitedInventors: Noriyuki Tokuhiro, Noriyuki Takahashi, Shinya Aiso
-
Publication number: 20140185391Abstract: A semiconductor apparatus includes a phase detecting unit that continuously detects a first delay amount during a read operation, based on a phase difference between an external clock signal and an internal clock signal; a generating unit that generates a second control signal by delaying a first control signal by a second delay amount that when added to the first delay amount, the sum is a specific time period, a valid time period of the first control signal starts when the read operation starts and is at least to equal a read time for one data signal and less than the specific time period that is from the start of the read operation until output of a received data signal; and a delay control unit that delays the data signal by the first delay amount detected at a start of a valid time period of the generated second control signal.Type: ApplicationFiled: March 4, 2014Publication date: July 3, 2014Applicant: FUJITSU LIMITEDInventor: Noriyuki Tokuhiro
-
Patent number: 8760211Abstract: A level converter includes a level conversion circuit, which is provided between a reference power supply line having a reference voltage level and a first power supply line coupled to a first power supply outputting a first voltage level, which inputs a first signal and outputs a second signal, the first signal having a first logic level and a second logic level, the second signal having a first logic level and a second logic level; a control signal generating circuit to output a control signal having the reference voltage level when a second power supply outputting the second voltage level is turned off and the first voltage level when the second power supply is turned on; and a coupling circuit to control an electrically connection between the first power supply line and an output node of the level conversion circuit based on the control signal.Type: GrantFiled: September 20, 2012Date of Patent: June 24, 2014Assignee: Fujitsu LimitedInventors: Tatsuya Sakae, Yasutaka Kanayama, Noriyuki Tokuhiro
-
Patent number: 8723569Abstract: A signal receiving circuit includes a phase detection unit and a delay control unit. The phase detection unit detects a phase difference between a received signal and a clock signal. The delay control unit receives the phase difference, delays a phase of the received signal in a range not exceeding a delay amount determined by using a predetermined phase difference as a unit, and changes, when the phase difference exceeds the predetermined phase difference, a delay amount of the received signal by using the predetermined phase difference as a unit.Type: GrantFiled: June 11, 2012Date of Patent: May 13, 2014Assignee: Fujitsu LimitedInventor: Noriyuki Tokuhiro
-
Publication number: 20140068316Abstract: A determination support apparatus includes a detecting unit that detects a phase difference between a first clock signal and a second clock signal that is identical in frequency to the first clock signal; a control unit that controls delay of at least one among the first clock signal and the second clock signal such that the detected phase difference becomes less than a given amount; and an acquiring unit that acquires values of a given clock signal among the first clock signal and the second clock signal, among which at least one has been subject to delay control by the control unit, wherein the acquiring unit acquires the values of the given clock signal at a timing that is based on a clock signal that is other than the given clock signal and among the first clock signal and the second clock signal.Type: ApplicationFiled: June 4, 2013Publication date: March 6, 2014Inventors: Michitaka Hashimoto, Noriyuki Tokuhiro