Patents by Inventor Perry H. Pelley
Perry H. Pelley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10559356Abstract: A memory circuit includes a plurality of memory tiles. Each memory tile in the plurality of memory tiles includes a plurality of bit cells and a control circuit coupled to the plurality of bit cells. The control circuit is configured to provide latched data to the plurality of bit cells during write operations. A first write control line is coupled to the control circuit in a first memory tile, and the first write control line is configured to initiate a first write operation in the first memory tile. And a second write control line is coupled to the control circuit in a second memory tile, and the second write control line configured to initiate a second write operation in the second memory tile. The second write operation may be initiated before the first write operation is completed.Type: GrantFiled: June 14, 2017Date of Patent: February 11, 2020Assignee: NXP USA, INC.Inventors: Perry H. Pelley, Anirban Roy, Gayathri Bhagavatheeswaran
-
Patent number: 10230458Abstract: An integrated circuit optical die test interface and associated testing method are described for using scribe area optical mirror structures (106) to perform wafer die tests on MEMS optical beam waveguide (112) and optical circuit elements (113) by perpendicularly deflecting optical test signals (122) from the scribe area optical mirror structures (106) into and out of the plane of the integrated circuit die under test (104) and/or production test die (157).Type: GrantFiled: June 10, 2013Date of Patent: March 12, 2019Assignee: NXP USA, INC.Inventors: Michael B. McShane, Perry H. Pelley, Tab A. Stephens
-
Patent number: 10177052Abstract: The dies of a stacked die IC are tested and, in response to detection of a defect at one of the dies, the type of defect is identified. If the defect is identified as a defective module repairable at the die itself, a redundant module of the die is used to replace the functionality of the defective module. If the defect is identified as one that is not repairable, a replacement die in the die stack is used to replace the functionality of the defective die.Type: GrantFiled: April 8, 2014Date of Patent: January 8, 2019Assignee: NXP USA, Inc.Inventors: Perry H. Pelley, Michael B. McShane, Tim V. Pham
-
Publication number: 20180366191Abstract: A memory circuit includes a plurality of memory tiles. Each memory tile in the plurality of memory tiles includes a plurality of bit cells and a control circuit coupled to the plurality of bit cells. The control circuit is configured to provide latched data to the plurality of bit cells during write operations. A first write control line is coupled to the control circuit in a first memory tile, and the first write control line is configured to initiate a first write operation in the first memory tile. And a second write control line is coupled to the control circuit in a second memory tile, and the second write control line configured to initiate a second write operation in the second memory tile. The second write operation may be initiated before the first write operation is completed.Type: ApplicationFiled: June 14, 2017Publication date: December 20, 2018Inventors: Perry H. PELLEY, Anirban ROY, Gayathri BHAGAVATHEESWARAN
-
Patent number: 10032515Abstract: A memory system includes a main memory array, a redundant memory array, and a content addressable memory (CAM). The CAM includes a plurality of entries, wherein each entry includes a plurality of column address bits and a plurality of maskable row address bits. When an access address for a memory operation matches an entry of the CAM, the memory system is configured to access the redundant memory array to perform the memory operation.Type: GrantFiled: February 26, 2016Date of Patent: July 24, 2018Assignee: NXP USA, INC.Inventors: Perry H. Pelley, Anirban Roy
-
Patent number: 10002653Abstract: The dies of a stacked die integrated circuit (IC) employ the address bus to indicate the particular die, or set of dies, targeted by data on a data bus. During manufacture of the stacked die IC, the IC is programmed with information indicating a width of the address bus. During operation, each die addresses the other dies with addresses having the corresponding width based on this programmed information.Type: GrantFiled: October 28, 2014Date of Patent: June 19, 2018Assignee: NXP USA, Inc.Inventors: Perry H. Pelley, Michael B. McShane, Tim V. Pham
-
Patent number: 9940996Abstract: A memory circuit includes plurality of bit-cells organized in a column, each bit-cell of the plurality is coupled to a first voltage supply terminal and a second voltage supply terminal. A word-line control circuit is coupled to each bit-cell of the plurality by way of a local bit-line. The word-line control circuit is configured to operatively couple the local bit-line with a global bit-line during a read operation. A first voltage generation circuit is coupled to the first voltage supply terminal. The first voltage generation circuit is configured to provide a first reduced voltage at the first voltage supply terminal during a first write operation. A second voltage generation circuit is coupled to the second voltage supply terminal. The second voltage generation circuit is configured to provide a second reduced voltage at the second voltage supply terminal during the first write operation.Type: GrantFiled: March 1, 2017Date of Patent: April 10, 2018Assignee: NXP USA, INC.Inventor: Perry H. Pelley
-
Patent number: 9933954Abstract: A memory device includes a non-volatile memory (NVM) array and a memory controller. The NVM array has four partitions in which each partition has as plurality of groups of NVM cells. The memory controller that performs a written operation on each of the four partitions in four cycles per group of NVM cells beginning a clock cycle apart in which two of the four clock cycles for the write operation are for an array write that requires a relatively high current and that the array write for each partition overlaps no more than one other array write so that a peak current of all four write operations is no more than twice the peak current of one group. The NVM cells may be magnetic tunnel junctions (MTJs) which have significantly faster written times than typical NVM cells.Type: GrantFiled: October 19, 2015Date of Patent: April 3, 2018Assignee: NXP USA, Inc.Inventors: Perry H. Pelley, Anirban Roy
-
Patent number: 9934846Abstract: A memory circuit includes a plurality of bit-cells organized in a column. Each bit-cell of the plurality is coupled to first and second voltage supply terminals, and first and second bit-lines. A word-line is coupled to a bit-cell of the plurality and configured to receive a first voltage during a first write operation. A first voltage generation circuit is coupled to the first voltage supply terminal and is configured to provide a first reduced voltage during the first write operation. A second voltage generation circuit is coupled to the second voltage supply terminal and is configured to provide a second reduced voltage during the first write operation.Type: GrantFiled: March 1, 2017Date of Patent: April 3, 2018Assignee: NXP USA, INC.Inventor: Perry H. Pelley
-
Patent number: 9928182Abstract: A memory system comprises an SRAM array and a NVM array. The SRAM array and NVM array are both organized in rows and columns. The NVM array is directly coupled to the SRAM array. The memory system may also be coupled to a system bus of a data processing system. The number of columns of the NVM array is an integer multiple of the number of columns of the SRAM array, where the integer multiple is greater than one. Column logic is coupled to the SRAM array and to the NVM array. The column logic controls accesses to the SRAM and to the NVM array, and the column logic controls direct data transfers between the SRAM array and the NVM array.Type: GrantFiled: February 2, 2016Date of Patent: March 27, 2018Assignee: NXP USA, Inc.Inventors: Perry H. Pelley, Anirban Roy
-
Patent number: 9906223Abstract: A buffer circuit includes a first capacitor having a first terminal coupled to receive an input signal, a second capacitor having a first terminal coupled to the first terminal of the first capacitor, and a latching portion coupled to a second terminal of the first capacitor and a second terminal of the second capacitor. The latching portion provides an output signal. A first transistor includes a control electrode coupled to receive the output signal, a first current electrode coupled to a first bias voltage supply terminal, and a second current electrode coupled to the second terminal of the second capacitor.Type: GrantFiled: September 28, 2016Date of Patent: February 27, 2018Assignee: NXP USA, INC.Inventor: Perry H. Pelley
-
Patent number: 9810843Abstract: An integrated circuit optical backplane die and associated semiconductor fabrication process are described for forming optical backplane mirror structures for perpendicularly deflecting optical signals out of the plane of the optical backplane die by selectively etching an optical waveguide semiconductor layer (103) on an optical backplane die wafer using an orientation-dependent anisotropic wet etch process to form a first recess opening (107) with angled semiconductor sidewall surfaces (106) on the optical waveguide semiconductor layer, where the angled semiconductor sidewall surfaces (106) are processed to form an optical backplane mirror (116) for perpendicularly deflecting optical signals to and from a lateral plane of the optical waveguide semiconductor layer.Type: GrantFiled: June 10, 2013Date of Patent: November 7, 2017Assignee: NXP USA, INC.Inventors: Tab A. Stephens, Perry H. Pelley, Michael B. McShane
-
Patent number: 9792981Abstract: A non-volatile memory includes a first bit cell having a programmable resistive element coupled to a write bit line wherein the programmable resistive element is programmable to one of two resistive states, a resistive element coupled to the programmable resistive element at a circuit node, and a first transistor configured to operate in saturation during a read operation. The first transistor has a control electrode coupled to the circuit node and a first current electrode coupled to a read bit line.Type: GrantFiled: September 29, 2015Date of Patent: October 17, 2017Assignee: NXP USA, Inc.Inventors: Perry H. Pelley, Frank K. Baker, Jr.
-
Patent number: 9779807Abstract: A memory cell includes a single bi-directional resistive memory element (BRME) having a first terminal directly connected to a first power rail and a second terminal coupled to an internal node; and a first transistor having a control electrode coupled to the internal node, and a first current electrode coupled to a first bitline, and a second current electrode coupled to one of a group consisting of: a read wordline and the first power rail.Type: GrantFiled: July 31, 2014Date of Patent: October 3, 2017Assignee: NXP USA, Inc.Inventors: Perry H. Pelley, Frank K. Baker, Jr.
-
Patent number: 9766409Abstract: A high density, low power, high performance information system, method and apparatus are described in which an integrated circuit apparatus includes a first integrated circuit link element (657) and a redundant integrated circuit link element (660) connected in parallel between first and second deflectable MEMS switches (652-655, 662-665) which are connected in a signal path and controlled to deselect the first integrated circuit link element (657) and connect the redundant integrated circuit link element (660) in the signal path in response to a two-state control signal provided to the first and second deflectable MEMs switches which identifies the first integrated circuit link element as being defective.Type: GrantFiled: June 10, 2013Date of Patent: September 19, 2017Assignee: NXP USA, INC.Inventors: Perry H. Pelley, Tab A. Stephens, Michael B. McShane
-
Publication number: 20170249993Abstract: A memory system includes a main memory array, a redundant memory array, and a content addressable memory (CAM). The CAM includes a plurality of entries, wherein each entry includes a plurality of column address bits and a plurality of maskable row address bits. When an access address for a memory operation matches an entry of the CAM, the memory system is configured to access the redundant memory array to perform the memory operation.Type: ApplicationFiled: February 26, 2016Publication date: August 31, 2017Inventors: Perry H. Pelley, Anirban ROY
-
Publication number: 20170220491Abstract: A memory system comprises an SRAM array and a NVM array. The SRAM array and NVM array are both organized in rows and columns. The NVM array is directly coupled to the SRAM array. The memory system may also be coupled to a system bus of a data processing system. The number of columns of the NVM array is an integer multiple of the number of columns of the SRAM array, where the integer multiple is greater than one. Column logic is coupled to the SRAM array and to the NVM array. The column logic controls accesses to the SRAM and to the NVM array, and the column logic controls direct data transfers between the SRAM array and the NVM array.Type: ApplicationFiled: February 2, 2016Publication date: August 3, 2017Inventors: PERRY H. PELLEY, ANIRBAN ROY
-
Patent number: 9672938Abstract: Structures for substituting single bits in an array may include a first array having a plurality of word lines, and for each of the plurality of word lines a memory operable to store a bit substitution column value, and a first data output line operable to communicate the bit substitution column value to a write data shifter. The bit substitution column value may be associated with a bit substitution column in a second array, and the write data shifter may be operable to substitute the bit by shifting data to a redundancy column in the first array.Type: GrantFiled: April 22, 2014Date of Patent: June 6, 2017Assignee: NXP USA, INC.Inventors: George P. Hoekstra, Perry H. Pelley, Ravindraraj Ramaraju
-
Publication number: 20170109079Abstract: A memory device includes a non-volatile memory (NVM) array and a memory controller. The NVM array has four partitions in which each partition has as plurality of groups of NVM cells. The memory controller that performs a written operation on each of the four partitions in four cycles per group of NVM cells beginning a clock cycle apart in which two of the four clock cycles for the write operation are for an array write that requires a relatively high current and that the array write for each partition overlaps no more than one other array write so that a peak current of all four write operations is no more than twice the peak current of one group. The NVM cells may be magnetic tunnel junctions (MTJs) which have significantly faster written times than typical NVM cells.Type: ApplicationFiled: October 19, 2015Publication date: April 20, 2017Inventors: PERRY H. PELLEY, ANIRBAN ROY
-
Publication number: 20170092354Abstract: A non-volatile memory includes a first bit cell having a programmable resistive element coupled to a write bit line wherein the programmable resistive element is programmable to one of two resistive states, a resistive element coupled to the programmable resistive element at a circuit node, and a first transistor configured to operate in saturation during a read operation. The first transistor has a control electrode coupled to the circuit node and a first current electrode coupled to a read bit line.Type: ApplicationFiled: September 29, 2015Publication date: March 30, 2017Inventors: PERRY H. PELLEY, FRANK K. BAKER JR.