Patents by Inventor Pierre Bar
Pierre Bar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9385424Abstract: The three-dimensional integrated structure including a support element, an interface device connected to the support element by first electrically conductive connection, an integrated circuit arranged between the support element and the interface device and connected to the interface device by second electrically conductive connection, a filler region between the second electrically conductive connection and between the interface device and the integrated circuit, and an antenna, having a radiating element in electromagnetic coupling with an excitation element through the interconnection of a slot, the antenna being distributed over the interface device and the integrated circuit.Type: GrantFiled: June 18, 2013Date of Patent: July 5, 2016Assignees: STMicroelectronics SA, Commissariat A L'Energie Atomique et aux Energies AlternativesInventors: Pierre Bar, Laurent Dussopt, Jean-François Carpentier
-
Patent number: 9324612Abstract: In one embodiment there is disclosed a method for manufacturing an integrated circuit in a semiconductor substrate including through vias and a coplanar line, including the steps of: forming active components and a set of front metallization levels; simultaneously etching from the rear surface of the substrate a through via hole and a trench crossing the substrate through at least 50% of its height; coating with a conductive material the walls and the bottom of the hole and of the trench; and filling the hole and the trench with an insulating filling material; and forming a coplanar line extending on the rear surface of the substrate, in front of the trench and parallel thereto, so that the lateral conductors of the coplanar line are electrically connected to the conductive material coating the walls of the trench.Type: GrantFiled: May 21, 2013Date of Patent: April 26, 2016Assignee: STMicroelectronics SAInventors: Sylvain Joblot, Pierre Bar
-
Publication number: 20160097898Abstract: An integrated circuit includes a silicon-on-insulator wafer and interconnect layer providing a support for a coplanar waveguide formed above a top side of the support. A through-silicon via is formed from a back side of the support and passing through the silicon-on-insulator wafer to reach the interconnect layer. A trench is formed from the back side of the support underneath the coplanar waveguide. The trench extends over at least an entire length of the coplanar waveguide. The trench passes through the silicon-on-insulator wafer to reach the interconnect layer and may have a substantially same depth as the through-silicon via.Type: ApplicationFiled: December 16, 2015Publication date: April 7, 2016Applicant: STMicroelectronics SAInventors: Sylvain Joblot, Pierre Bar
-
Patent number: 9240624Abstract: An integrated circuit includes a silicon-on-insulator wafer and interconnect layer providing a support for a coplanar waveguide formed above a top side of the support. A through-silicon via is formed from a back side of the support and passing through the silicon-on-insulator wafer to reach the interconnect layer. A trench is formed from the back side of the support underneath the coplanar waveguide. The trench extends over at least an entire length of the coplanar waveguide. The trench passes through the silicon-on-insulator wafer to reach the interconnect layer and may have a substantially same depth as the through-silicon via.Type: GrantFiled: May 30, 2012Date of Patent: January 19, 2016Assignee: STMicroelectronics SAInventors: Sylvain Joblot, Pierre Bar
-
Patent number: 9165861Abstract: A method for producing at least one through-silicon via inside a substrate may include forming a cavity in the substrate from a first side of the substrate until an electrically conductive portion is emerged onto. The method may also include forming an electrically conductive layer at a bottom and on walls of the cavity, and at least partly on a first side outside the cavity. The process may further include at least partially filling the cavity with at least one phase-change material. Another aspect is directed to a three-dimensional integrated structure.Type: GrantFiled: May 27, 2014Date of Patent: October 20, 2015Assignees: STMICROELECTRONICS SA, STMICROELECTRONICS (CROLLES 2) SASInventors: Pierre Bar, Simon Gousseau, Yann Beilliard
-
Patent number: 9147725Abstract: A semiconductor device includes a substrate wafer and having a front face and a back face. A front hole is formed in the front face and a multilayer capacitor is formed in the front hole. A back hole is formed in the back face of the substrate wafer to expose at least a portion of the multilayer capacitor. A front electrical connection on the front face and a back electrical connection in the back hole are used to make electrical connection to first and second conductive plates of the multilayer capacitor which are separated by a dielectric layer. The front hole may have a cylindrical shape or an annular shape.Type: GrantFiled: July 5, 2013Date of Patent: September 29, 2015Assignee: STMicroelectronics SAInventors: Pierre Bar, Sylvain Joblot
-
Publication number: 20150270192Abstract: A device includes a chip assembled on an interposer. An electrically-insulating layer coats an upper surface of the interposer around the chip. First metal lines run on the upper surface of the interposer and are arranged between conductive elements of connection to the chip. An end of each first metal line is arranged to extend beyond a projection of the chip on the interposer. A thermally-conductive via connects the end of the first metal line to a heat sink supported at an upper surface of the device.Type: ApplicationFiled: March 17, 2015Publication date: September 24, 2015Applicants: STMICROELECTRONICS SA, STMICROELECTRONICS (CROLLES 2) SASInventors: Pierre Bar, Alisee Taluy, Olga Kokshagina
-
Patent number: 8994172Abstract: A chip provided with through vias wherein the vias are formed of an opening with insulated walls coated with a conductive material and filled with an easily deformable insulating material, elements of connection to another chip being arranged in front of the easily deformable insulating material.Type: GrantFiled: April 29, 2013Date of Patent: March 31, 2015Assignee: STMicroelectronics SAInventors: Sylvain Joblot, Pierre Bar
-
Patent number: 8988893Abstract: A link device for three-dimensional integrated structure may include a module having a first end face designed to be in front of a first element of the structure, and a second end face designed to be placed in front of a second element of the structure. The two end faces may be substantially parallel, and the module including a substrate having a face substantially perpendicular to the two end faces and carrying an electrically conducting pattern formed in a metallization level on top of the face and enclosed in an insulating region. The electrically conducting pattern may include a first end part emerging onto the first end face and a second end part emerging onto the second end face and connected to the first end part.Type: GrantFiled: June 14, 2012Date of Patent: March 24, 2015Assignee: STMicroelectronics SAInventors: Pierre Bar, Sylvain Joblot, Jean-Francois Carpentier
-
Patent number: 8975737Abstract: A transmission line formed in a device including a stack of first and second chips having their front surfaces facing each other and wherein a layer of a filling material separates the front surface of the first chip from the front surface of the second chip, this line including: a conductive strip formed on the front surface side of the first chip in at least one metallization level of the first chip; and a ground plane made of a conductive material formed in at least one metallization level of the second chip.Type: GrantFiled: October 21, 2011Date of Patent: March 10, 2015Assignee: STMicroelectronics S.A.Inventors: Pierre Bar, Sylvain Joblot, Jean-François Carpentier
-
Publication number: 20140373640Abstract: A method and corresponding system are provided for determining a three-dimensional stress field of an object having a flat surface. At least four flat resistors are placed on the flat surface of the object, with at least one of the resistors having a geometry different from that of the others. A variation of resistance of the resistors is measured. The three-dimensional stress field is determined from a system of equations involving the stress field, values of variations of the measured resistive values and sensitivity parameters of the resistors.Type: ApplicationFiled: June 23, 2014Publication date: December 25, 2014Inventors: Vincent FIORI, Pierre BAR, Sébastien GALLOIS-GARREIGNOT
-
Publication number: 20140361440Abstract: A method for producing at least one through-silicon via inside a substrate may include forming a cavity in the substrate from a first side of the substrate until an electrically conductive portion is emerged onto. The method may also include forming an electrically conductive layer at a bottom and on walls of the cavity, and at least partly on a first side outside the cavity. The process may further include at least partially filling the cavity with at least one phase-change material. Another aspect is directed to a three-dimensional integrated structure.Type: ApplicationFiled: May 27, 2014Publication date: December 11, 2014Applicants: STMicroelectronics SA, STMicroelectronics (Crolles 2) SASInventors: PIERRE BAR, Simon GOUSSEAU, Yann BEILLIARD
-
Patent number: 8841748Abstract: A dielectric wafer has, on top of its front face, a front electrical connection including an electrical connection portion. A blind hole passes through from a rear face of the wafer to at least partially reveal a rear face of the electrical connection portion. A through capacitor is formed in the blind hole. The capacitor includes a first conductive layer covering the lateral wall and the electrical connection portion (forming an outer electrode), a dielectric intermediate layer covering the first conductive layer (forming a dielectric membrane), and a second conductive layer covering the dielectric intermediate layer (forming an inner electrode). A rear electrical connection is made to the inner electrode.Type: GrantFiled: November 17, 2011Date of Patent: September 23, 2014Assignee: STMicroelectronics SAInventors: Sylvain Joblot, Alexis Farcy, Jean-Francois Carpentier, Pierre Bar
-
Semiconductor device comprising a capacitor and an electrical connection via, and fabrication method
Patent number: 8841749Abstract: A main blind hole is formed in a front face of a wafer having a rear face. A through capacitor is formed in the main blind hole including a conductive outer electrode, a dielectric intermediate layer, and a filling conductive material forming an inner electrode. Cylindrical portions of the outer electrode, the dielectric intermediate layer and the inner electrode have front ends situated in a plane of the front face of the wafer. A secondary rear hole is formed in the rear face of the wafer to reveal a bottom of the outer electrode. A rear electrical connection is made to contact the bottom of the outer electrode through the secondary rear hole. A through hole via filled with a conductive material is provided adjacent the through capacitor. An electrical connection is made on the rear face between the rear electrical connection and the through hole via.Type: GrantFiled: November 17, 2011Date of Patent: September 23, 2014Assignees: STMicroelectronics SA, STMicroelectronics (Crolles 2) SASInventors: Sylvain Joblot, Alexy Farcy, Jean-Francois Carpentier, Pierre Bar -
Patent number: 8756778Abstract: A method of adjustment during manufacture of a capacitance of a capacitor supported by a substrate, the method including the steps of: a) forming a first electrode parallel to the surface of the substrate and covering it with a dielectric layer; b) forming, on a first portion of the dielectric layer, a second electrode; c) measuring the electrical signal between the first electrode and the second electrode, and deducing therefrom the capacitance to be added to obtain the desired capacitance; d) thinning down a second portion of the dielectric layer, which is not covered by the second electrode, so that the thickness of this second portion is adapted to the forming of the deduced capacitance; and e) forming a third electrode on the thinned-down portion and connecting it to the second electrode.Type: GrantFiled: June 13, 2011Date of Patent: June 24, 2014Assignee: STMicroelectronics SAInventors: Pierre Bar, Sylvain Joblot, David Petit
-
Patent number: 8704358Abstract: A method for forming an integrated circuit including the steps of: a) forming openings in a front surface of a first semiconductor wafer, the depth of the openings being smaller than 10 ?m, and filling them with a conductive material; b) forming doped areas of components in active areas of the front surface, forming interconnection levels on the front surface and leveling the surface supporting the interconnection levels; c) covering with an insulating layer a front surface of a second semiconductor wafer, and leveling the surface coated with an insulator; d) applying the front surface of the second wafer coated with insulator on the front surface of the first wafer supporting interconnection levels, to obtain a bonding between the two wafers; e) forming vias from the rear surface of the second wafer, to reach the interconnection levels of the first wafer; and f) thinning the first wafer to reach the openings filled with conductive material.Type: GrantFiled: November 28, 2012Date of Patent: April 22, 2014Assignee: STMicroelectronics S.A.Inventors: Pierre Bar, Sylvain Joblot, Nicolas Hotellier
-
Publication number: 20140075726Abstract: A method for manufacturing a wafer on which are formed resonators, each resonator including, above a semiconductor substrate, a stack of layers including, in the following order from the substrate surface: a Bragg mirror; a compensation layer made of a material having a temperature coefficient of the acoustic velocity of a sign opposite to that of all the other stack layers; and a piezoelectric resonator, the method including the successive steps of: a) depositing the compensation layer; and b) decreasing thickness inequalities of the compensation layer due to the deposition method, so that this layer has a same thickness to within better than 2%, and preferably to within better than 1%, at the level of each resonator.Type: ApplicationFiled: November 19, 2013Publication date: March 20, 2014Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: David Petit, Sylvain Joblot, Pierre Bar, Jean-Francois Carpentier, Pierre Dautriche
-
Publication number: 20140015102Abstract: A semiconductor device includes a substrate wafer and having a front face and a back face. A front hole is formed in the front face and a multilayer capacitor is formed in the front hole. A back hole is formed in the back face of the substrate wafer to expose at least a portion of the multilayer capacitor. A front electrical connection on the front face and a back electrical connection in the back hole are used to make electrical connection to first and second conductive plates of the multilayer capacitor which are separated by a dielectric layer. The front hole may have a cylindrical shape or an annular shape.Type: ApplicationFiled: July 5, 2013Publication date: January 16, 2014Inventors: Pierre Bar, Sylvain Joblot
-
Publication number: 20130335297Abstract: The three-dimensional integrated structure including a support element, an interface device connected to the support element by first electrically conductive connection, an integrated circuit arranged between the support element and the interface device and connected to the interface device by second electrically conductive connection, a filler region between the second electrically conductive connection and between the interface device and the integrated circuit, and an antenna, having a radiating element in electromagnetic coupling with an excitation element through the interconnection of a slot, the antenna being distributed over the interface device and the integrated circuit.Type: ApplicationFiled: June 18, 2013Publication date: December 19, 2013Inventors: Pierre Bar, Laurent Dussopt, Jean-François Carpentier
-
Publication number: 20130313724Abstract: In one embodiment there is disclosed a method for manufacturing an integrated circuit in a semiconductor substrate including through vias and a coplanar line, including the steps of: forming active components and a set of front metallization levels; simultaneously etching from the rear surface of the substrate a through via hole and a trench crossing the substrate through at least 50% of its height; coating with a conductive material the walls and the bottom of the hole and of the trench; and filling the hole and the trench with an insulating filling material; and forming a coplanar line extending on the rear surface of the substrate, in front of the trench and parallel thereto, so that the lateral conductors of the coplanar line are electrically connected to the conductive material coating the walls of the trench.Type: ApplicationFiled: May 21, 2013Publication date: November 28, 2013Applicant: STMicroelectronics SAInventors: Sylvain Joblot, Pierre Bar