Abstract: The invention provides a transmitter comprising two (or more) phase locked loops controlling respective oscillators, and implementing different phase modulation. Multiple phases are derived from the respective oscillators, and an edge rotator forms an output signal from a combination of the phases. The oscillators can operate at different frequencies, neither of which is an integer multiple of the other, whereas the output signals of the multiplexers of the first and second phase locked loops are closer in frequency and can be the same. This reduces the problem of pulling, with a circuit that can be implemented with low power and area and with the versatility of being digitally intensive.

Abstract: Power reduction in transmitters is very important. One method to realize reduction is to make use of switching power amplifiers (PA) that have a better efficiency. Switching PA concepts are only possible in combination with suitable modulation methods like pulse width modulation (PWM) and out-phasing concepts. However, PWM and out-phasing concepts rely on accurate phase control and duty cycle of the signals. Digitally generation of signals of variable duty cycles and phase is proposed without sacrificing their accuracy. Accordingly, a out-phasing power amplifier arrangement is disclosed, where the generation of the out-phasing angle (?) and duty cycles (d1 and d2) are controlled by a set of n-bit digital input words (D1, D2, D3, D4). The baseband phase information (?(t)) is phase modulated back to radio frequency and used as the clock signal of digital circuitry for phase and duty cycle generation after being frequency multiplied by 2n-1.

Abstract: A transmitter (200) comprises a first Chireix compensation circuit (230, 232, 238, 240) and a second Chireix compensation circuit (234, 236, 238, 240), wherein each Chireix compensation circuit has two inputs and two outputs. Two constant envelope input signals (22, 224) to be amplified are guided by a switch (226) to either the first or second Chireix amplifier unit. The selection as such depends on the phase (212) of the input signals to be amplified. The outputs of the two Chireix compensation circuits are cross-coupled to an inductive load (242). A Chireix inductor (238) and a Chireix capacitor (240), each having one terminal grounded, are also connected to the inductive load (242). By switching the signals to be amplified in response to their phase, optimum matching is ensured.

Abstract: A pre-driver for an amplifier comprising a load network in which the following elements are connected in the following order: a resistor-an inductor-a capacitor. Also described are a power amplifier comprising such a pre-driver, a method of fabricating a pre-driver for an amplifier, and a method of performing power amplification.

Abstract: A power amplifier, for example a class-E switching power amplifier, and corresponding method, comprising: a plurality of power transistors (16), for example twelve power transistors, providing a partitioned power transistor; and a voltage sensing module (22), comprising for example voltage dividers and inverters, digitally sensing the drain voltage (2) of the partitioned power transistor to control the number of power transistors of the plurality of power transistors (16) that are switched on or off thereby controlling the drain voltage (2) which is varying for example due to antenna mismatch. The power amplifier may further comprise a memory (24) coupled to the voltage sensing module (22) for storing a history of the drain voltage (2), e.g. a history of antenna mismatch.

Abstract: Method for setup of parameter values in a RF power amplifier circuit arrangement (200), wherein the amplifier circuit arrangement (200) comprises a first (210) and a second (220) amplification branch and is operated in an out-phasing configuration for amplification of RF input signals with modulated amplitude and modulated phase and respective circuit arrangements are disclosed. According to a first aspect a re-optimization of the dead-time or conversely the duty-cycle, respectively, the phase of the output signal after the combiner can be kept linear with respect to the out-phasing angle. Further, according to a second aspect, additionally to introduction of an optimally chosen dead-time, a non-coherent combiner (Lx, Lx*) can reduce crowbar current and switching losses due the output capacitance (Cds). Furthermore, according to a third aspect the reactive compensation can, additionally or alternatively, be controlled by operating both amplification branches at different duty-cycles.

Abstract: Various embodiments relate to a reconfigurable integrated digital Chireix out-phasing power amplifier for use in high power base stations is described and a related method of said design. The power amplifier may include a power transistor circuitry having plurality of power transistors and shunt-series circuitry (L1C1, L2C2), a broadband combiner having Chireix compensation elements, and an impedance matching filter. The power transistor circuitry, the broadband combiner, and the impedance matching filter are integrated in a unified package. In one embodiment, the power amplifier is implemented in a real switch-mode to facilitate integration of the Chireix compensation elements so as to make the Chireix power amplifier tunable. A method of driving Chireix power amplifier structure is also described.

Abstract: A bond wire transformer comprises a plurality of primary bond wires coupled in parallel; and a plurality of secondary bond wires coupled in parallel, each secondary bond wire being spaced apart from and oriented relative to a corresponding primary bond wire so as to achieve a desired mutual inductance between the corresponding primary and secondary bond wires, thereby providing magnetic coupling between the primary and secondary bond wires.

Abstract: A transmitter (200) comprises a first Chireix compensation circuit (230, 232, 238, 240) and a second Chireix compensation circuit (234, 236, 238, 240), wherein each Chireix compensation circuit has two inputs and two outputs. Two constant envelope input signals (22, 224) to be amplified are guided by a switch (226) to either the first or second Chireix amplifier unit. The selection as such depends on the phase (212) of the input signals to be amplified. The outputs of the two Chireix compensation circuits are cross-coupled to an inductive load (242). A Chireix inductor (238) and a Chireix capacitor (240), each having one terminal grounded, are also connected to the inductive load (242). By switching the signals to be amplified in response to their phase, optimum matching is ensured.

Abstract: Various embodiments relate to a reconfigurable integrated digital Chireix out-phasing power amplifier for use in high power base stations is described and a related method of said design. The power amplifier may include a power transistor circuitry having plurality of power transistors and shunt-series circuitry (L1C1, L2C2), a broadband combiner having Chireix compensation elements, and an impedance matching filter. The power transistor circuitry, the broadband combiner, and the impedance matching filter are integrated in a unified package. In one embodiment, the power amplifier is implemented in a real switch-mode to facilitate integration of the Chireix compensation elements so as to make the Chireix power amplifier tunable. A method of driving Chireix power amplifier structure is also described.

Abstract: A pre-driver for an amplifier comprising a load network in which the following elements are connected in the following order: a resistor-an inductor-a capacitor. Also described are a power amplifier comprising such a pre-driver, a method of fabricating a pre-driver for an amplifier, and a method of performing power amplification.

Abstract: A power amplifier, for example a class-E switching power amplifier, and corresponding method, comprising: a plurality of power transistors (16), for example twelve power transistors, providing a partitioned power transistor; and a voltage sensing module (22), comprising for example voltage dividers and inverters, digitally sensing the drain voltage (2) of the partitioned power transistor to control the number of power transistors of the plurality of power transistors (16) that are switched on or off thereby controlling the drain voltage (2) which is varying for example due to antenna mismatch. The power amplifier may further comprise a memory (24) coupled to the voltage sensing module (22) for storing a history of the drain voltage (2), e.g. a history of antenna mismatch.

Abstract: Power reduction in transmitters is very important. One method to realize reduction is to make use of switching power amplifiers (PA) that have a better efficiency. Switching PA concepts are only possible in combination with suitable modulation methods like pulse width modulation (PWM) and out-phasing concepts. However, PWM and out-phasing concepts rely on accurate phase control and duty cycle of the signals. Digitally generation of signals of variable duty cycles and phase is proposed without sacrificing their accuracy. Accordingly, a out-phasing power amplifier arrangement is disclosed, where the generation of the out-phasing angle (?) and duty cycles (d1 and d2) are controlled by a set of n-bit digital input words (D1, D2, D3, D4). The baseband phase information (?(t)) is phase modulated back to radio frequency and used as the clock signal of digital circuitry for phase and duty cycle generation after being frequency multiplied by 2n?1.

Abstract: Method for setup of parameter values in a RF power amplifier circuit arrangement (200), wherein the amplifier circuit arrangement (200) comprises a first (210) and a second (220) amplification branch and is operated in an out-phasing configuration for amplification of RF input signals with modulated amplitude and modulated phase and respective circuit arrangements are disclosed. According to a first aspect a re-optimization of the dead-time or conversely the duty-cycle, respectively, the phase of the output signal after the combiner can be kept linear with respect to the out-phasing angle. Further, according to a second aspect, additionally to introduction of an optimally chosen dead-time, a non-coherent combiner (Lx, Lx*) can reduce crowbar current and switching losses due the output capacitance (Cds). Furthermore, according to a third aspect the reactive compensation can, additionally or alternatively, be controlled by operating both amplification branches at different duty-cycles.

Abstract: Vacuum distillation system which has a vacuum distillation column (1) having a column inlet (6), a bottom outlet (8) and a top outlet (10), a furnace (2) provided with a heat-exchange tube (27) having a tube inlet (28) and a tube outlet (29), and a connecting conduit (3) extending between the tube outlet (29) and the column inlet (6), wherein the inner diameter of the heat-exchange tube (27) increases along the length of the heat-exchange tube (27) to between 2.4 and three times the inner diameter of the tube inlet (28), and wherein the inner diameter of the connecting conduit (3) gradually increases along the length of the connecting conduit (3) to between 2.5 and 5.4 times the inner diameter of the tube outlet (29).

Abstract: A draw-off device is disclosed for a vacuum distillation column in which device a layer of gutters is provided. A secondary wall is arranged in the gutters creating a heat-insulating layer to reduce the condensation of vapor passing along the outer walls of the gutters.

Abstract: In a vacuum distillation process a feed stream is supplied to a furnace and a heated feed stream containing vapor and liquid is passed from the furnace into a distillation column operating at a subatmospheric pressure. Vapor is allowed to rise inside the distillation column. The rising vapor is contacted with a de-entrainment means to remove entrained liquid from the rising vapor. Wash liquid is sprayed on the de-entrainment means and subsequently passed from the distillation column to a collection vessel. The wash liquid is cooled and then withdrawn from said collection vessel.

Abstract: A feed which contains vapor and liquid is introduced into a distillation column operating at a subatmospheric pressure. Vapor is allowed to rise inside the distillation column and liquid is allowed to drop to the bottom part of the distillation column. From said bottom part a liquid is passed through a transfer conduit to an external collecting vessel from which a liquid stream is withdrawn. The liquid stream is cooled and part thereof is introduced into the transfer conduit.

Abstract: Improved hydrocarbon vacuum distillation process wherein the process steps include introducing a feed which contains liquid hydrocarbons and vaporous hydrocarbons into an inlet section (3) of a distillation column (1) operating at a subatmospheric pressure, removing liquid from a bottom section (6) of the distillation column (1), allowing vapor to pass through three condensation sections (13b, 13a and 13) arranged above each other in the distillation column (1) between the inlet section (3) and a top section (8), removing vapor from the top section (8), spraying into each condensation section (13, 13a and 13b) cooled liquid, and removing liquid from each condensation section (13, 13a and 13b), wherein the cooled liquid which is sprayed into each condensation section (13, 13a and 13b) includes liquid removed from that condensation section (13, 13a and 13b), and wherein the cooled liquid which is sprayed in the uppermost condensation section (13) further includes liquid removed from the condensation sections (1