Patents by Inventor Ping an Wang

Ping an Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240064950
    Abstract: A semiconductor device includes a first source/drain feature on a front side of a substrate. The device includes a first backside metal line under the first source/drain feature and extending lengthwise along a first direction. The device includes a first backside via disposed between the first source/drain feature and the first backside metal line. The first backside metal line is a first bit line of a first static random access memory (SRAM) cell and is connected to the first source/drain feature through the first backside via. The first backside metal line includes a first portion and a second portion each extending widthwise along a second direction perpendicular to the first direction, the first portion is wider than the second portion, and the first portion partially lands on the first backside via. The first and the second portions are substantially aligned on one side along the first direction.
    Type: Application
    Filed: August 18, 2022
    Publication date: February 22, 2024
    Inventors: Jui-Lin Chen, Kian-Long Lim, Feng-Ming Chang, Yi-Feng Ting, Hsin-Wen Su, Lien-Jung Hung, Ping-Wei Wang
  • Patent number: 11910585
    Abstract: Well pick-up (WPU) regions are disclosed herein for improving performance of memory arrays, such as static random access memory arrays. An exemplary integrated circuit (IC) device includes a circuit region, a WPU region, a first well extending lengthwise along a first direction through the circuit region and into the WPU region, a second well extending lengthwise along the first direction through the circuit region and into the WPU region, and a third well physically connecting a portion of the first well in the WPU region and a portion of the second well in the WPU region.
    Type: Grant
    Filed: July 26, 2022
    Date of Patent: February 20, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Chih-Chuan Yang, Chang-Ta Yang, Ping-Wei Wang
  • Patent number: 11908860
    Abstract: Various embodiments of the present disclosure are directed towards an integrated chip (IC) having a device section and a pick-up section. The IC includes a semiconductor substrate. A first fin of the semiconductor substrate is disposed in the device section. A second fin of the semiconductor substrate is disposed in the pick-up section and laterally spaced from the first fin in a first direction. A gate structure is disposed in the device section and laterally spaced from the second fin in the first direction. The gate structure extends laterally over the semiconductor substrate and the first fin in a second direction perpendicular to the first direction. A pick-up region is disposed on the second fin. The pick-up region continuously extends from a first sidewall of the second fin to a second sidewall of the second fin. The first sidewall is laterally spaced from the second sidewall in the first direction.
    Type: Grant
    Filed: February 16, 2022
    Date of Patent: February 20, 2024
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Hsin-Wen Su, Lien Jung Hung, Ping-Wei Wang, Wen-Chun Keng, Chih-Chuan Yang, Shih-Hao Lin
  • Patent number: 11908516
    Abstract: A resistive memory apparatus including a memory cell array, at least one dummy transistor and a control circuit is provided. The memory cell array includes a plurality of memory cells. Each of the memory cells includes a resistive switching element. The dummy transistor is electrically isolated from the resistive switching element. The control circuit is coupled to the memory cell array and the dummy transistor. The control circuit is configured to provide a first bit line voltage, a source line voltage and a word line voltage to the dummy transistor to drive the dummy transistor to output a saturation current. The control circuit is further configured to determine a value of a second bit line voltage for driving the memory cells according to the saturation current. In addition, an operating method and a memory cell array of the resistive memory apparatus are also provided.
    Type: Grant
    Filed: August 27, 2021
    Date of Patent: February 20, 2024
    Assignee: Winbond Electronics Corp.
    Inventors: Ming-Che Lin, Min-Chih Wei, Ping-Kun Wang, Yu-Ting Chen, Chih-Cheng Fu, Chang-Tsung Pai
  • Patent number: 11864368
    Abstract: A static random access memory (SRAM) cell includes substrate, a first semiconductor fin, a first gate structure, a second semiconductor fin, and a second gate structure. The substrate has a first p-well and an n-well bordering the first p-well. The first semiconductor fin extends within the first p-well. The first gate structure extends across the first semiconductor fin and forms a first write-port pull-down transistor with the first semiconductor fin. The second semiconductor fin extends within the n-well. The second gate structure extends across the second semiconductor fin and forms a first write-port pull-up transistor with the second semiconductor fin. A channel region of the first write-port pull-down transistor has a higher doping concentration than a channel region of the first write-port pull-up transistor.
    Type: Grant
    Filed: June 2, 2022
    Date of Patent: January 2, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Jordan Hsu, Yu-Kuan Lin, Shau-Wei Lu, Chang-Ta Yang, Ping-Wei Wang, Kuo-Hung Lo
  • Patent number: 11856745
    Abstract: An integrated circuit structure in which a gate overlies channel region in an active area of a first transistor. The first transistor includes a channel region, a source region and a drain region. A conductive contact is coupled to the drain region of the first transistor. A second transistor that includes a channel region, a source region a drain region is adjacent to the first transistor. The gate of the second transistor is spaced from the gate of the first transistor. A conductive via passes through an insulation layer to electrically connect to the gate of the second transistor. An expanded conductive via overlays both the conductive contact and the conductive via to electrically connect the drain of the first transistor to the gate of the second transistor.
    Type: Grant
    Filed: July 8, 2022
    Date of Patent: December 26, 2023
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Yu-Kuan Lin, Chang-Ta Yang, Ping-Wei Wang, Kuo-Yi Chao, Mei-Yun Wang
  • Patent number: 11855274
    Abstract: Provided are hard carbon beads, their preparation method, and an energy storage device comprising the same. Microwave heating is used to synthesize cross-linked phenolic formaldehyde for reducing energy consumption and controlling the crosslinking density of cured phenolic formaldehyde. The problems caused by high temperature heating and hydrothermal process for curing resin can be solved by the instant disclosure, which can increase the economic values of electrode and energy storage device comprising the hard carbon beads.
    Type: Grant
    Filed: November 9, 2021
    Date of Patent: December 26, 2023
    Assignees: NATIONAL TSING HUA UNIVERSITY, CHANG CHUN PETROCHEMICAL CO., LTD., CHANG CHUN PLASTICS CO., LTD., DAIREN CHEMICAL CORP.
    Inventors: Chi-Chang Hu, Chen-Wei Tai, Tien-Yu Yi, An-Pang Tu, Ping-Chieh Wang
  • Patent number: 11856768
    Abstract: A memory device includes a substrate, a first transistor and a second transistor, a Schottky diode, a first word line, a second word line, and a bit line. The first transistor and the second transistor are over the substrate, wherein a first source/drain structure of the first transistor is electrically connected to a first source/drain structure of the second transistor. The Schottky diode is electrically connected to a gate structure of the first transistor. The first word line is electrically connected to the gate structure of the first transistor through the Schottky diode. The second word line is electrically connected to a gate structure of the second transistor. The bit line is electrically connected to a second source/drain structure of the second transistor.
    Type: Grant
    Filed: May 23, 2022
    Date of Patent: December 26, 2023
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Hsin-Wen Su, Chia-En Huang, Shih-Hao Lin, Lien-Jung Hung, Ping-Wei Wang
  • Publication number: 20230380128
    Abstract: Disclosed herein are related to a memory cell including magnetic tunneling junction (MTJ) devices. In one aspect, the memory cell includes a first layer including a first transistor and a second transistor. In one aspect, the first transistor and the second transistor are connected to each other in a cross-coupled configuration. A first drain structure of the first transistor may be electrically coupled to a first gate structure of the second transistor, and a second drain structure of the second transistor may be electrically coupled to a second gate structure of the first transistor. In one aspect, the memory cell includes a second layer including a first MTJ device electrically coupled to the first drain structure of the first transistor and a second MTJ device electrically coupled to the second drain structure of the second transistor. In one aspect, the second layer is above the first layer.
    Type: Application
    Filed: July 25, 2023
    Publication date: November 23, 2023
    Applicant: Taiwan Semiconductor Manufacturing Company Ltd.
    Inventors: Ping-Wei Wang, Jui-Lin Chen, Yu-Kuan Lin
  • Patent number: 11825187
    Abstract: A transferring preview stream method provides services to share a preview stream from one client selecting a function of taking photos or videos to another client selecting a function of preview. Clients engaging in a communication session and executing a camera function are configured to periodically receive current location information provided by their location-aware components and transfer it to system for establishing a predetermined area based on their current location information, camera function group and relationship table. The method may be intended to set up transmission sessions between clients in the camera function group for transferring preview streams from clients selecting the function of taking photos or videos to another clients selecting the function of preview.
    Type: Grant
    Filed: November 7, 2020
    Date of Patent: November 21, 2023
    Inventor: Ping-Chun Wang
  • Publication number: 20230371225
    Abstract: A memory device includes a memory array having a plurality of memory cells. Each memory cell of the plurality of memory cells is connected to a word line to apply a first signal to select the memory cell to read data from or write the data to the memory cell and a bit line to read the data from the memory cell or provide the data to write to the memory cell upon selecting the memory cell by the word line. A first bit line portion of the bit line connected to a first memory cell of the plurality of memory cells abuts a second bit line portion of the bit line connected to a second memory cell of the plurality of memory cells. The first memory cell is adjacent to the second memory cell.
    Type: Application
    Filed: July 25, 2023
    Publication date: November 16, 2023
    Applicant: Taiwan Semiconductor Manufacturing Company Ltd.
    Inventors: Ping-Wei Wang, Lien-Jung Hung, Kuo-Hsiu Hsu, Kian-Long Lim, Yu-Kuan LIN, Chia-Hao Pao, Chih-Chuan Yang, Shih-Hao Lin, Choh Fei Yeap
  • Publication number: 20230371248
    Abstract: A method includes receiving a workpiece. The workpiece includes a first dummy gate, a second dummy gate adjacent the first dummy gate, a first gate spacer disposed along sidewalls of the first dummy gate, and a second gate spacer disposed along sidewalls of the second dummy gate. The method further includes removing the first dummy gate and the second dummy gate to form a first gate trench and a second gate trench, respectively, enlarging the first gate trench and the second gate trench, forming a first metal gate structure in the enlarged first gate trench, and forming a second metal gate structure in the enlarged second gate trench. The enlarged second gate trench is wider than the enlarged first gate trench.
    Type: Application
    Filed: July 24, 2023
    Publication date: November 16, 2023
    Inventors: Hsin-Wen Su, Shih-Hao Lin, Yu-Kuan Lin, Lien-Jung Hung, Ping-Wei Wang
  • Publication number: 20230371228
    Abstract: A memory device includes a first pull-down (PD) transistor, a second PD transistor, a first pass-gate (PG) transistor, and a second PG transistor arranged in a first direction and share a first active area, and a first pull-up (PU) transistor, a second PU transistor, a first dielectric structure, and a second dielectric structure arranged in the first direction and share a second active area. The first dielectric structure and a third gate structure of the first PG transistor extend in the second direction and are aligned with each other in the second direction. The second dielectric structure and a fourth gate structure of the second PG transistor extend in the second direction and are aligned with each other in the second direction.
    Type: Application
    Filed: May 13, 2022
    Publication date: November 16, 2023
    Inventors: Ping-Wei WANG, Jui-Wen CHANG, Feng-Ming CHANG
  • Patent number: 11809262
    Abstract: A power adjustment circuit, an adjustable power supply system and an adjustable power supply method are provided. The adjustable power supply system includes a power module, a device power supply, and a control circuit. The device power supply provides a supplied power to a device to be tested according to an operating voltage. The control circuit outputs an adjustment signal to the power module according to a power consumption status of the device to be tested. The power module generates the operating voltage according to the adjustment signal, and allows a first power dissipation generated by the device power supply to be less than a predetermined power.
    Type: Grant
    Filed: July 23, 2021
    Date of Patent: November 7, 2023
    Assignee: YOUNGTEK ELECTRONICS CORPORATION
    Inventors: Ching-Yung Tseng, Yong-Da Weng, Ping-Lung Wang
  • Publication number: 20230354573
    Abstract: The present disclosure describes a memory structure including a memory cell array. The memory cell array includes memory cells and first n-type wells extending in a first direction. The memory structure also includes a second n-type well formed in a peripheral region of the memory structure. The second n-type well extends in a second direction and is in contact with a first n-type well of the first n-type wells. The memory structure further includes a pick-up region formed in the second n-type well. The pick-up region is electrically coupled to the first n-type well of first n-type wells.
    Type: Application
    Filed: April 28, 2022
    Publication date: November 2, 2023
    Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Chih-Chuan Yang, Chao-Yuan CHANG, Shih-Hao LIN, Chia-Hao PAO, Feng-Ming CHANG, Lien-Jung HUNG, Ping-Wei WANG
  • Publication number: 20230345713
    Abstract: A memory device includes a substrate, an active region, a first gate structure, a second gate structure, a first word line, and a second word line. The active region protrudes from a top surface of the substrate. The active region has at least one ring structure, in which when viewed from above, the ring structure has a first linear portion, a second linear portion, a first curved portion, and a second curved portion, the first curved portion connects first sides of the first and second linear portions, and the second curved portion connects second sides of the first and second linear portions. The first gate structure and the second gate structure are over the substrate and cross the active region. The first word line and the second word line are electrically connected to the first gate structure and the second gate structure, respectively.
    Type: Application
    Filed: June 29, 2023
    Publication date: October 26, 2023
    Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Hsin-Wen SU, Yu-Kuan LIN, Lien-Jung HUNG, Ping-Wei WANG, Chia-En HUANG
  • Publication number: 20230343666
    Abstract: A packaging method and a package structure are provided. The packaging method includes the following steps. Firstly, a plurality of chips are disposed on a carrying surface of a carrying board for chip redistribution. Each of the chips includes a first side connected to the carrying surface and a second side opposite to the first side, and the second side is provided with at least one chip connecting member. Next, a base structure is provided. The base structure has a bonding surface provided with a plurality of predetermined areas for bonding the chips respectively, and each of the predetermined regions has at least one electrically connecting structure formed therein. Lastly, an encapsulating material is applied to integrate the base structure, the chips, and the carrying board into a unitary structure under specific hot pressing conditions.
    Type: Application
    Filed: July 13, 2022
    Publication date: October 26, 2023
    Inventors: CHIN-JUI LIANG, Hui-Yen Huang, PING-LUNG WANG
  • Patent number: 11792977
    Abstract: A semiconductor device includes a program word line and a read word line over an active region. Each of the program word line and the read word line extends along a line direction. Moreover, the program word line engages a first transistor channel and the read word line engages a second transistor channel. The semiconductor device also includes a first metal line over and electrically connected to the program word line and a second metal line over and electrically connected to the read word line. The semiconductor device further includes a bit line over and electrically connected to the first active region. Additionally, the program word line has a first width along a channel direction perpendicular to the line direction; the read word line has a second width along the channel direction; and the first width is less than the second width.
    Type: Grant
    Filed: May 13, 2021
    Date of Patent: October 17, 2023
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Hsin-Wen Su, Shih-Hao Lin, Yu-Kuan Lin, Lien-Jung Hung, Ping-Wei Wang
  • Publication number: 20230328948
    Abstract: A semiconductor device includes first, second, third, fourth, and fifth active regions each extending lengthwise along a first direction, and first, second, third, fourth, fifth, and sixth gates each extending lengthwise along a second direction perpendicular to the first direction. The first, second, third, and fourth active regions comprise channel regions and source/drain (S/D) regions of first, second, third, and fourth transistors respectively, and the fifth active region comprises channel regions and S/D regions of fifth and sixth transistors. The first through sixth gates are configured to engage the channel regions of the first through sixth transistors respectively. The first, second, and fifth gates are electrically connected. The fifth active region is disposed between the second and third active regions.
    Type: Application
    Filed: June 12, 2023
    Publication date: October 12, 2023
    Inventors: Kuo-Hsiu Hsu, Yu-Kuan Lin, Feng-Ming Chang, Lien-Jung Hung, Ping-Wei Wang
  • Publication number: 20230323022
    Abstract: The present disclosure provides a polyester and a molded article. The polyester includes residues of formula (i), formula (ii), formula (iii), and formula (iv): in which R1 is an aromatic group, R2 is a C2-C6 straight-chain hydrocarbon group, * represents a linking bond. Based on 100 mol% of a sum of the residues of the formula (ii), the formula (iii) and the formula (iv), a content of the residue of the formula (iii) ranges from 50 mol% to 85 mol%, and the residue of the formula (iv) ranges from 12 mol% to 40 mol%.
    Type: Application
    Filed: March 23, 2023
    Publication date: October 12, 2023
    Inventors: Ching-Jui HUANG, Ping-Chieh WANG, June-Yen Chou