Patents by Inventor Pradeep R. Trivedi
Pradeep R. Trivedi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11023403Abstract: A system and method for efficiently transporting data across lanes. A computing system includes an interconnect with lanes for transporting data between a source and a destination. When a source receives an indication of a bandwidth requirement change from a first data rate to a second data rate, the transmitter in the source sends messages to the receiver in the destination. The messages indicate that the data rate is going to change and reconfiguration of one or more lanes will be performed. The transmitter selects one or more lanes for transporting data at the second data rate. The transmitter maintains data transport at the first data rate while reconfiguring the selected one or more lanes to the second data rate. After completing the reconfiguration, the transmitter transports data at the second data rate on the selected one or more lanes while preventing data transport on any unselected lanes.Type: GrantFiled: December 2, 2019Date of Patent: June 1, 2021Assignee: Apple Inc.Inventors: Jafar Savoj, Jose A. Tierno, Sanjeev K. Maheshwari, Brian S. Leibowitz, Pradeep R. Trivedi, Gin Yee, Emerson S. Fang
-
Publication number: 20200183874Abstract: A system and method for efficiently transporting data across lanes. A computing system includes an interconnect with lanes for transporting data between a source and a destination. When a source receives an indication of a bandwidth requirement change from a first data rate to a second data rate, the transmitter in the source sends messages to the receiver in the destination. The messages indicate that the data rate is going to change and reconfiguration of one or more lanes will be performed. The transmitter selects one or more lanes for transporting data at the second data rate. The transmitter maintains data transport at the first data rate while reconfiguring the selected one or more lanes to the second data rate. After completing the reconfiguration, the transmitter transports data at the second data rate on the selected one or more lanes while preventing data transport on any unselected lanes.Type: ApplicationFiled: December 2, 2019Publication date: June 11, 2020Inventors: Jafar Savoj, Jose A. Tierno, Sanjeev K. Maheshwari, Brian S. Leibowitz, Pradeep R. Trivedi, Gin Yee, Emerson S. Fang
-
Patent number: 10521391Abstract: A system and method for efficiently transporting data across lanes. A computing system includes an interconnect with lanes for transporting data between a source and a destination. When a source receives an indication of a bandwidth requirement change from a first data rate to a second data rate, the transmitter in the source sends messages to the receiver in the destination. The messages indicate that the data rate is going to change and reconfiguration of one or more lanes will be performed. The transmitter selects one or more lanes for transporting data at the second data rate. The transmitter maintains data transport at the first data rate while reconfiguring the selected one or more lanes to the second data rate. After completing the reconfiguration, the transmitter transports data at the second data rate on the selected one or more lanes while preventing data transport on any unselected lanes.Type: GrantFiled: November 29, 2018Date of Patent: December 31, 2019Assignee: Apple Inc.Inventors: Jafar Savoj, Jose A. Tierno, Sanjeev K. Maheshwari, Brian S. Leibowitz, Pradeep R. Trivedi, Gin Yee, Emerson S. Fang
-
Patent number: 8373470Abstract: Modular delay line blocks include a plurality of delay elements, each including a delay unit, an input, an output, a next element output, and an element return path. The delay elements are coupled together in a chain between a block input and a block output. The block input is coupled to the input of a first element in the chain and the block output is coupled to the output of the first element. In addition, the next element output of the first element is coupled to the element input of a next element in the chain, and the element output of the next delay element is coupled to the element return path of a previous element in the chain. In response to a selection control signal, each element may selectively route a signal from the element input to one of the next element output or to the element output.Type: GrantFiled: October 11, 2010Date of Patent: February 12, 2013Assignee: Apple Inc.Inventors: Pradeep R. Trivedi, Vincent R. von Kaenel
-
Patent number: 8368444Abstract: A delay locked loop (DLL) includes a delay line configured to provide a delayed version of a reference clock as a feedback clock. The DLL also includes a phase detector that may provide an output signal that is indicative of a change in a delay associated with the delay line. The DLL may also include a step size controller that may provide a step size indication corresponding to a first step size in response to detecting the output signal indicating a first change in delay, and to provide a step size indications corresponding to a second step size that is smaller than the first step size in response to detecting the output signal indicating a second change in delay.Type: GrantFiled: October 11, 2010Date of Patent: February 5, 2013Assignee: Apple Inc.Inventors: Pradeep R. Trivedi, Vincent R. von Kaenel
-
Patent number: 8341578Abstract: A clock gater circuit comprises a plurality of transistors having source-drain connections forming a stack between a first node and a supply node. A given logical state on the first node causes a corresponding logical state on an output clock of the clock gater circuit. In one embodiment, a first transistor of the plurality of transistors has a gate coupled to receive an enable input signal. A second transistor is connected in parallel with the first transistor, and has a gate controlled responsive to a test input signal to ensure that the output clock is generated even if the enable input signal is not in an enabled state. In another embodiment, the plurality of transistors comprises a first transistor having a gate controlled responsive to a clock input of the clock gater circuit and a second transistor having a gate controlled responsive to an output of a delay circuit.Type: GrantFiled: July 14, 2010Date of Patent: December 25, 2012Assignee: Apple Inc.Inventors: Brian J. Campbell, Shaishav Desai, Edgardo F. Klass, Pradeep R. Trivedi, Sridhar Narayanan
-
Publication number: 20120086485Abstract: Modular delay line blocks include a plurality of delay elements, each including a delay unit, an input, an output, a next element output, and an element return path. The delay elements are coupled together in a chain between a block input and a block output. The block input is coupled to the input of a first element in the chain and the block output is coupled to the output of the first element. In addition, the next element output of the first element is coupled to the element input of a next element in the chain, and the element output of the next delay element is coupled to the element return path of a previous element in the chain. In response to a selection control signal, each element may selectively route a signal from the element input to one of the next element output or to the element output.Type: ApplicationFiled: October 11, 2010Publication date: April 12, 2012Inventors: Pradeep R. Trivedi, Vincent R. von Kaenel
-
Publication number: 20120086484Abstract: A delay locked loop (DLL) includes a delay line configured to provide a delayed version of a reference clock as a feedback clock. The DLL also includes a phase detector that may provide an output signal that is indicative of a change in a delay associated with the delay line. The DLL may also include a step size controller that may provide a step size indication corresponding to a first step size in response to detecting the output signal indicating a first change in delay, and to provide a step size indications corresponding to a second step size that is smaller than the first step size in response to detecting the output signal indicating a second change in delay.Type: ApplicationFiled: October 11, 2010Publication date: April 12, 2012Inventors: Pradeep R. Trivedi, Vincent R. Von Kaenel
-
Patent number: 8026754Abstract: A flop circuit comprises a precharge circuit for precharging a first node in response to an occurrence of a first phase of a timing signal, and a discharge circuit for conditionally discharging the first node in response to an occurrence of a second phase of the timing signal depending upon a data input signal. The flop circuit further comprises a voltage retention circuit, such as a latch, configured to store a retained logic value that depends upon a logic value present at the first node during at least a portion of the second phase of the timing signal, and an output circuit configured to generate an output signal that depends upon the data input signal. The output circuit may be configured to drive the output signal in a first logic state when the first node is discharged regardless of the retained logic value, and may be configured to drive the output signal in a logic state that depends upon the retained logic value when the first node is charged.Type: GrantFiled: February 13, 2009Date of Patent: September 27, 2011Assignee: Apple Inc.Inventors: Pradeep R. Trivedi, Honkai Tam
-
Publication number: 20100277219Abstract: A clock gater circuit comprises a plurality of transistors having source-drain connections forming a stack between a first node and a supply node. A given logical state on the first node causes a corresponding logical state on an output clock of the clock gater circuit. In one embodiment, a first transistor of the plurality of transistors has a gate coupled to receive an enable input signal. A second transistor is connected in parallel with the first transistor, and has a gate controlled responsive to a test input signal to ensure that the output clock is generated even if the enable input signal is not in an enabled state. In another embodiment, the plurality of transistors comprises a first transistor having a gate controlled responsive to a clock input of the clock gater circuit and a second transistor having a gate controlled responsive to an output of a delay circuit.Type: ApplicationFiled: July 14, 2010Publication date: November 4, 2010Inventors: Brian J. Campbell, Shaishav Desai, Edgardo F. Klass, Pradeep R. Trivedi, Sridhar Narayanan
-
Publication number: 20100207677Abstract: A flop circuit comprises a precharge circuit for precharging a first node in response to an occurrence of a first phase of a timing signal, and a discharge circuit for conditionally discharging the first node in response to an occurrence of a second phase of the timing signal depending upon a data input signal. The flop circuit further comprises a voltage retention circuit, such as a latch, configured to store a retained logic value that depends upon a logic value present at the first node during at least a portion of the second phase of the timing signal, and an output circuit configured to generate an output signal that depends upon the data input signal. The output circuit may be configured to drive the output signal in a first logic state when the first node is discharged regardless of the retained logic value, and may be configured to drive the output signal in a logic state that depends upon the retained logic value when the first node is charged.Type: ApplicationFiled: February 13, 2009Publication date: August 19, 2010Inventors: Pradeep R. Trivedi, Honkai Tam
-
Patent number: 7779372Abstract: A clock gater circuit comprises a plurality of transistors having source-drain connections forming a stack between a first node and a supply node. A given logical state on the first node causes a corresponding logical state on an output clock of the clock gater circuit. In one embodiment, a first transistor of the plurality of transistors has a gate coupled to receive an enable input signal. A second transistor is connected in parallel with the first transistor, and has a gate controlled responsive to a test input signal to ensure that the output clock is generated even if the enable input signal is not in an enabled state. In another embodiment, the plurality of transistors comprises a first transistor having a gate controlled responsive to a clock input of the clock gater circuit and a second transistor having a gate controlled responsive to an output of a delay circuit.Type: GrantFiled: January 26, 2007Date of Patent: August 17, 2010Assignee: Apple Inc.Inventors: Brian J. Campbell, Shaishav Desai, Edgardo F. Klass, Pradeep R. Trivedi, Sridhar Narayanan
-
Publication number: 20080180159Abstract: A clock gater circuit comprises a plurality of transistors having source-drain connections forming a stack between a first node and a supply node. A given logical state on the first node causes a corresponding logical state on an output clock of the clock gater circuit. In one embodiment, a first transistor of the plurality of transistors has a gate coupled to receive an enable input signal. A second transistor is connected in parallel with the first transistor, and has a gate controlled responsive to a test input signal to ensure that the output clock is generated even if the enable input signal is not in an enabled state. In another embodiment, the plurality of transistors comprises a first transistor having a gate controlled responsive to a clock input of the clock gater circuit and a second transistor having a gate controlled responsive to an output of a delay circuit.Type: ApplicationFiled: January 26, 2007Publication date: July 31, 2008Inventors: Brian J. Campbell, Shaishav Desai, Edgardo F. Klass, Pradeep R. Trivedi, Sridhar Narayanan
-
Patent number: 7263628Abstract: A Mobile Subscriber Directory Assistance (MSDA) system including originating carrier center initiating a directory assistance call, a directory assistance center providing a directory assistance service, and a search environment. The search environment includes an aggregated pointer database and at least one directory number resolution database. A caller requesting a telephone number is connected to a directory assistance service center where search criteria for the requested number are taken. The requested number is identified by searching the aggregated pointer database and the directory number resolution database. The caller is connected to the identified telephone number without releasing this identified telephone number.Type: GrantFiled: March 3, 2003Date of Patent: August 28, 2007Assignee: Sun Microsystems, Inc.Inventors: Claude R. Gauthier, Aninda K. Roy, Pradeep R. Trivedi, Brian W. Amick
-
Patent number: 7129800Abstract: A method and apparatus for compensating for age related degradation in the performance of integrated circuits. In one embodiment, the phase-locked loop (PLL) charge pump is provided with multiple legs that can be selectively enabled or disabled to compensate for the effects of aging. In an alternate embodiment, the power supply voltage control codes can be increased or decreased to compensate for aging effects. In another embodiment, a ring oscillator is used to approximate the effects of NBTI. In this embodiment, the frequency domain is converted to time domain using digital counters and programmable power supply control words are used to change the operating parameters of the power supply to compensate for aging effects.Type: GrantFiled: February 4, 2004Date of Patent: October 31, 2006Assignee: Sun Microsystems, Inc.Inventors: Claude R. Gauthier, Pradeep R. Trivedi, Raymond A. Heald, Gin S. Yee
-
Patent number: 7054787Abstract: A method and apparatus for sensing an aging effect on an integrated circuit using a sensor disposed on the integrated circuit and arranged to generate an output dependent on a condition of an element within the sensor. A processor operatively connected to the sensor is arranged to indicate a code dependent the output.Type: GrantFiled: January 23, 2003Date of Patent: May 30, 2006Assignee: Sun Microsystems, Inc.Inventors: Claude R. Gauthier, Pradeep R. Trivedi, Gin S. Yee
-
Patent number: 6973398Abstract: A method and apparatus for adjusting clock skew involves sensing a temperature at a location on an integrated circuit. A temperature sensor indicates a temperature value of the location on the integrated circuit. The temperature value is monitored, and a tunable buffer is adjusted dependent on the monitoring. The tunable buffer is used to adjust clock skew.Type: GrantFiled: March 10, 2003Date of Patent: December 6, 2005Assignee: Sun Microsystems, Inc.Inventors: Claude R. Gauthier, Pradeep R. Trivedi
-
Patent number: 6829548Abstract: An apparatus for measuring static phase error in a delay locked loop includes a first test stage and a second test stage. The first test stage receives a reference clock, a chip clock, and a control signal. In parallel with the first test stage, the second test stage receives the reference clock, the chip clock, and a complement of the control signal. Dependent on the control signal, the first test stage outputs a first test signal, and, dependent on the complement of the control signal, the second test stage outputs a second test signal. The first test signal and the second test signal are used to generate a set of static phase error measurements dependent on values of the control signal and the complement of the control signal. By averaging the set of static phase error measurements, a static phase error is measured for the delay locked loop.Type: GrantFiled: April 3, 2003Date of Patent: December 7, 2004Assignee: Sun Microsystems, Inc.Inventors: Priya Ananthanarayanan, Pradeep R. Trivedi, Claude R. Gauthier
-
Patent number: 6812758Abstract: A bias generator adjustment system adjusts a PLL or DLL bias generator dependent on negative bias temperature instability effects in an integrated circuit. The bias generator adjustment system uses an aging independent reference circuit and a bias circuit to operatively adjust a bias generator such that transistor ‘aging’ effects that occur over the lifetime of an integrated circuit are compensated for or corrected.Type: GrantFiled: February 12, 2003Date of Patent: November 2, 2004Assignee: Sun Microsystems, Inc.Inventors: Claude R. Gauthier, Pradeep R. Trivedi, Gin S. Yee
-
Patent number: 6812755Abstract: A charge pump is arranged to generate a current dependent on a phase difference between a first signal and a second signal. A reference circuit is operatively connected to the charge pump and arranged to adjust the charge pump so that the charge pump is independent of an aging effect.Type: GrantFiled: January 23, 2003Date of Patent: November 2, 2004Assignee: Sun Microsystems, Inc.Inventors: Gin S. Yee, Claude R. Gauthier, Pradeep R. Trivedi