Patents by Inventor Radu Pitigoi-Aron
Radu Pitigoi-Aron has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240089195Abstract: A multi-port data communication apparatus includes a first port having a first physical interface circuit configured to couple the multi-port data communication apparatus to a first serial bus that has a first line and a second line, a second port having a second physical interface circuit configured to couple the multi-port data communication apparatus to a second serial bus that has a first line and a second line, and a controller. The controller is configured to use the first port during a first transaction restricted to transmissions over the first serial bus and use the first port and the second port in a second transaction in which data is transmitted over the second line of the first serial bus and the second line of the second serial bus in accordance with timing provided by a clock signal transmitted over the first line of the first serial bus.Type: ApplicationFiled: September 13, 2022Publication date: March 14, 2024Inventors: Lalan Jee MISHRA, Umesh SRIKANTIAH, Richard Dominic WIETFELDT, Radu PITIGOI-ARON
-
Patent number: 11847087Abstract: Systems and methods for chip operation using serial peripheral interface (SPI) with reduced pin options contemplate eliminating the chip select pins, interrupt pins and/or reset pins for host (also referred to as master)-to-device (also referred to as slave) communication links, while preserving the possibility of backward compatibility for legacy devices if desired. The communication link may include a clock line, a host-to-device line, and a device-to-host line. The host may use specific sequences of signals on the clock and host-to-device line to provide start and stop sequence commands, interrupts, or reset commands. By consolidating these commands onto the clock and host-to-device line, pin count may be reduced for portions of the host and slave circuits. Likewise, fewer (or at least shorter potentially) conductive traces may be needed to interconnect the host to the device. Such changes may save cost, make layout design easier, and/or save space within a computing device.Type: GrantFiled: September 16, 2021Date of Patent: December 19, 2023Assignee: QUALCOMM IncorporatedInventors: Lalan Jee Mishra, Radu Pitigoi-Aron, Richard Dominic Wietfeldt
-
Publication number: 20230083877Abstract: Systems and methods for chip operation using serial peripheral interface (SPI) with reduced pin options contemplate eliminating the chip select pins, interrupt pins and/or reset pins for host (also referred to as master)-to-device (also referred to as slave) communication links, while preserving the possibility of backward compatibility for legacy devices if desired. The communication link may include a clock line, a host-to-device line, and a device-to-host line. The host may use specific sequences of signals on the clock and host-to-device line to provide start and stop sequence commands, interrupts, or reset commands. By consolidating these commands onto the clock and host-to-device line, pin count may be reduced for portions of the host and slave circuits. Likewise, fewer (or at least shorter potentially) conductive traces may be needed to interconnect the host to the device. Such changes may save cost, make layout design easier, and/or save space within a computing device.Type: ApplicationFiled: September 16, 2021Publication date: March 16, 2023Inventors: Lalan Jee Mishra, Radu Pitigoi-Aron, Richard Dominic Wietfeldt
-
Patent number: 11531608Abstract: Systems, methods, and apparatus for error signaling on a serial bus are described. An apparatus includes a bus interface configured to couple the apparatus to a serial bus, a phase-differential decoder configured to decode data from transitions between pairs of symbols in a sequence of symbols received from the serial bus, each symbol being representative of signaling state of the serial bus, and a processor configured to detect an indicator of an error signaling window in signaling state of two wires of the serial bus, the indicator of the error signaling window corresponding to a prohibited combination of symbols or a delay in control signaling, signaling an error through the bus interface during the error signaling window when an error is detected in the sequence of symbols or in timing of the indicator of the error signaling window.Type: GrantFiled: September 21, 2020Date of Patent: December 20, 2022Assignee: QUALCOMM IncorporatedInventors: Radu Pitigoi-Aron, Richard Dominic Wietfeldt, Lalan Jee Mishra
-
Patent number: 11520729Abstract: Systems, methods, apparatus and techniques are described that provide point-to-point capabilities without the expected increase in input/output pad usage. In some examples, point-to-point data lines are provided between a host and multiple slave devices and timing of communication is controlled using a clock signal shared by the multiple slave devices. An apparatus has a plurality of bus master circuits configured to control point-to-point communication with corresponding slave devices and a clock generation circuit configured to provide pulses in a serial bus clock signal when one or more bus master circuits are in an active state, and further to idle the serial bus clock signal when all bus master circuits are idle. Each bus master circuit may be configured to communicate with its corresponding slave device in accordance with the timing provided by the serial bus clock signal that is transmitted over a common clock line to each slave device.Type: GrantFiled: May 4, 2021Date of Patent: December 6, 2022Assignee: QUALCOMM IncorporatedInventors: Lalan Jee Mishra, Radu Pitigoi-Aron, Sharon Graif, Lior Amarilio, Richard Dominic Wietfeldt
-
Patent number: 11513991Abstract: Systems, methods, and apparatus for communication virtualized general-purpose input/output (GPIO) signals and control messages over a serial communication link. An apparatus includes a serial bus, and a controller configured to represent a series of signaling state of physical general-purpose input/output (GPIO) in a batch that comprises a sequence of virtual GPIO messages and control messages, generate a first header that includes timing information configured to control timing of execution of the batch, transmit the first header over a communication link, and transmit the batch over the communication link.Type: GrantFiled: October 1, 2020Date of Patent: November 29, 2022Assignee: QUALCOMM IncorporatedInventors: Richard Dominic Wietfeldt, Lalan Jee Mishra, Radu Pitigoi-Aron
-
Publication number: 20220358079Abstract: Systems, methods, apparatus and techniques are described that provide point-to-point capabilities without the expected increase in input/output pad usage. In some examples, point-to-point data lines are provided between a host and multiple slave devices and timing of communication is controlled using a clock signal shared by the multiple slave devices. An apparatus has a plurality of bus master circuits configured to control point-to-point communication with corresponding slave devices and a clock generation circuit configured to provide pulses in a serial bus clock signal when one or more bus master circuits are in an active state, and further to idle the serial bus clock signal when all bus master circuits are idle. Each bus master circuit may be configured to communicate with its corresponding slave device in accordance with the timing provided by the serial bus clock signal that is transmitted over a common clock line to each slave device.Type: ApplicationFiled: May 4, 2021Publication date: November 10, 2022Inventors: Lalan Jee MISHRA, Radu PITIGOI-ARON, Sharon GRAIF, Lior AMARILIO, Richard Dominic WIETFELDT
-
Patent number: 11356314Abstract: Pulse amplitude modulation (PAM) encoding for a communication bus is disclosed. In particular, various two-wire communication buses may encode bits using three-level PAM (PAM-3) or five-level PAM (PAM-5) to increase bit transmission without requiring increases to clock frequencies or adding additional pins. Avoiding increases in clock frequencies helps reduce the risk of electromagnetic interference (EMI), and avoiding use of extra pins avoids cost increases for integrated circuits (ICs).Type: GrantFiled: October 21, 2020Date of Patent: June 7, 2022Assignee: QUALCOMM IncorporatedInventors: Lalan Jee Mishra, Richard Dominic Wietfeldt, George Alan Wiley, Radu Pitigoi-Aron
-
Publication number: 20220123987Abstract: Pulse amplitude modulation (PAM) encoding for a communication bus is disclosed. In particular, various two-wire communication buses may encode bits using three-level PAM (PAM-3) or five-level PAM (PAM-5) to increase bit transmission without requiring increases to clock frequencies or adding additional pins. Avoiding increases in clock frequencies helps reduce the risk of electromagnetic interference (EMI), and avoiding use of extra pins avoids cost increases for integrated circuits (ICs).Type: ApplicationFiled: October 21, 2020Publication date: April 21, 2022Inventors: Lalan Jee Mishra, Richard Dominic Wietfeldt, George Alan Wiley, Radu Pitigoi-Aron
-
Publication number: 20220107912Abstract: Systems, methods, and apparatus for communication virtualized general-purpose input/output (GPIO) signals and control messages over a serial communication link. An apparatus includes a serial bus, and a controller configured to represent a series of signaling state of physical general-purpose input/output (GPIO) in a batch that comprises a sequence of virtual GPIO messages and control messages, generate a first header that includes timing information configured to control timing of execution of the batch, transmit the first header over a communication link, and transmit the batch over the communication link.Type: ApplicationFiled: October 1, 2020Publication date: April 7, 2022Inventors: Richard Dominic WIETFELDT, Lalan Jee MISHRA, Radu PITIGOI-ARON
-
Publication number: 20220091952Abstract: Systems, methods, and apparatus for error signaling on a serial bus are described. An apparatus includes a bus interface configured to couple the apparatus to a serial bus, a phase-differential decoder configured to decode data from transitions between pairs of symbols in a sequence of symbols received from the serial bus, each symbol being representative of signaling state of the serial bus, and a processor configured to detect an indicator of an error signaling window in signaling state of two wires of the serial bus, the indicator of the error signaling window corresponding to a prohibited combination of symbols or a delay in control signaling, signaling an error through the bus interface during the error signaling window when an error is detected in the sequence of symbols or in timing of the indicator of the error signaling window.Type: ApplicationFiled: September 21, 2020Publication date: March 24, 2022Inventors: Radu PITIGOI-ARON, Richard Dominic WIETFELDT, Lalan Jee MISHRA
-
Patent number: 11023408Abstract: Systems, methods, and apparatus for communication over a serial bus in accordance with an I3C protocol are described that enable a slave device to request that a bus master device terminate a write transaction with the slave device. The serial bus may be operated according to an I3C single data rate protocol. In various aspects of the disclosure, a method performed at a master device coupled to a serial bus includes initiating a write transaction between the master device and a slave device, where the write transaction includes a plurality of data frames, and at least one data frame is configured with a transition bit in place of a parity bit. The method may include terminating the write transaction when the slave device drives a data line of the serial bus while receiving the transition bit.Type: GrantFiled: May 7, 2019Date of Patent: June 1, 2021Assignee: QUALCOMM IncorporatedInventors: Radu Pitigoi-Aron, Chandan Pramod Attarde, Richard Dominic Wietfeldt, Lalan Jee Mishra
-
Patent number: 10733121Abstract: Systems, methods, and apparatus for communicating virtual GPIO information generated at multiple source devices and directed to multiple destination devices. A method performed at a device coupled to a serial bus includes generating first virtual GPIO state information representative of state of one or more physical GPIO output pins, asserting a request to transmit the first virtual GPIO state information by driving a data line of the serial bus from a first state to a second state after a start code has been transmitted on a serial bus and before a first clock pulse is transmitted on a clock line of the serial bus, transmitting the first virtual GPIO state information as a first set of bits in a data frame associated with the start code, and receiving second virtual GPIO state information in a second set of bits in the data frame.Type: GrantFiled: April 23, 2019Date of Patent: August 4, 2020Assignee: QUALCOMM IncorporatedInventors: Lalan Jee Mishra, Radu Pitigoi-Aron, Richard Dominic Wietfeldt, Sharon Graif, Lior Amarilio, Kishalay Haldar, Oren Nishry
-
Patent number: 10707984Abstract: Disclosed are methods and apparatus for calculating sensor timing corrections at a sensor device. The methods and apparatus determine a sampling period as a number of cycles of an internal clock counted while a configured number of samples is captured in a slave device, determine a time interval between samples using an offset from a time of an observed occurrence of a hardware event on a communication link, the offset being received in a command from a master device, and adjust the time interval between samples by iterative digital approximation to correct for differences between timing of the slave device and the master device while concurrently calculating a watermark time corresponding to a sample start time configured by the master device for one or more slave devices.Type: GrantFiled: July 2, 2018Date of Patent: July 7, 2020Assignee: QUALCOMM IncorporatedInventor: Radu Pitigoi-Aron
-
Publication number: 20200201808Abstract: Systems, methods, and apparatus for serial bus arbitration are described. A method for managing transactions executed on a serial bus includes configuring a slave device with information identifying a first timeslot in a first transaction type that is conducted repetitively in accordance with a repetitive time period (RTP) schedule, initiating a first transaction of the first transaction type at a first point in time that is defined by the RTP schedule, and exchanging first data with the slave device during the first timeslot in the first transaction. The serial bus may be operated in accordance with an asynchronous protocol. In one example, the asynchronous protocol is an I3C protocol.Type: ApplicationFiled: October 3, 2019Publication date: June 25, 2020Inventors: Sharon GRAIF, Lior AMARILIO, Radu PITIGOI-ARON
-
Patent number: 10693674Abstract: Systems, methods, and apparatus are described that enable a device to indicate availability of priority data to be communicated over a half-duplex serial bus without waiting for an ongoing transmission to be completed. In-datagram critical signaling is accommodated without breaking backward compatibility. A method implemented at a transmitting device coupled to a serial bus includes transmitting a data byte over a first line of the serial bus to a receiving device in accordance with a clock signal transmitted by a master device on a second line of the serial device, detecting a first pulse on the first line of the serial bus during a cycle of the clock signal designated for an acknowledgement or negative acknowledgement by the second device, and processing an alert indicated by the first pulse.Type: GrantFiled: January 29, 2018Date of Patent: June 23, 2020Assignee: QUALCOMM IncorporatedInventors: Lalan Jee Mishra, Richard Dominic Wietfeldt, Radu Pitigoi-Aron
-
Patent number: 10684981Abstract: Systems, methods, and apparatus are described that enable a serial bus to be operated in one or more modes that employ additional wires for communicating data. A method includes providing a data payload for a first data frame to be transmitted over a plurality of data lanes of a multilane serial bus operated in accordance with an I3C protocol, providing one or more indicators of validity of one or more bytes included in the data payload, and transmitting the first data frame over the multilane serial bus in accordance with a clock signal transmitted on a clock lane of the multilane serial bus.Type: GrantFiled: April 11, 2019Date of Patent: June 16, 2020Assignee: QUALCOMM IncorporatedInventors: Radu Pitigoi-Aron, Sharon Graif, Richard Dominic Wietfeldt
-
Publication number: 20200142854Abstract: Systems, methods, and apparatus are described that enable a serial bus to be operated in one or more modes that employ additional wires for communicating data. A method includes configuring a first interface to exchange data over two primary wires of a serial bus in accordance with a first I3C protocol, and configuring a second interface to communicate over at least one secondary wire in accordance with a second I3C protocol. In one example, the first data is encoded in a sequence of symbols representing signaling state of the two primary wires. A recovered clock signal may be derived from transitions between symbol transmission intervals in the first interface may be used to control double data rate communication through the second interface.Type: ApplicationFiled: January 8, 2020Publication date: May 7, 2020Inventors: Radu PITIGOI-ARON, Richard Dominic WIETFELDT
-
Publication number: 20200097434Abstract: Systems, methods, and apparatus are described that enable a serial bus to be operated in one or more modes including a mode that encodes data in a clock signal. A method includes providing a clock signal that controls timing of transactions conducted over a serial bus, transmitting a first pair of data bytes at double data rate over a first wire of the serial bus in a first transaction, modulating the clock signal during the first transaction to provide a modulated clock signal that encodes at least one additional data byte, and transmitting the modulated clock signal over a second wire of the serial bus during the first transaction.Type: ApplicationFiled: September 26, 2018Publication date: March 26, 2020Inventors: Lalan Jee MISHRA, Radu PITIGOI-ARON, Richard Dominic WIETFELDT
-
Patent number: 10579581Abstract: Systems, methods, and apparatus are described that enable a serial bus to be operated in one or more modes that employ additional wires for communicating data. A method includes configuring a first interface to exchange data over two primary wires of a serial bus in accordance with a first I3C protocol, and configuring a second interface to communicate over at least one secondary wire in accordance with a second I3C protocol. In one example, the first data is encoded in a sequence of symbols representing signaling state of the two primary wires. A recovered clock signal may be derived from transitions between symbol transmission intervals in the first interface may be used to control double data rate communication through the second interface.Type: GrantFiled: November 29, 2018Date of Patent: March 3, 2020Assignee: QUALCOMM IncorporatedInventors: Radu Pitigoi-Aron, Richard Dominic Wietfeldt