Patents by Inventor Rainer Goettfert
Rainer Goettfert has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7721177Abstract: In a device for determining a position of a bit error in a bit sequence, a check matrix is used which has a predefined number of rows and a predefined number of columns. The check matrix includes a plurality of square submatrices having a submatrix row number and a submatrix column number corresponding to the predefined number of rows or the predefined number of columns of the check matrix. The device for determining then includes a unit for receiving a bit sequence and a unit for identifying a syndrome using the check matrix and the received bit sequence.Type: GrantFiled: May 12, 2006Date of Patent: May 18, 2010Assignee: Infineon Technologies AGInventors: Berndt Gammel, Rainer Goettfert, Oliver Kniffler
-
Publication number: 20090204656Abstract: A pseudo random number generator including a plurality of non-singular feedback shift registers each configured to output a bit-sequence. At least a first of the plurality of non-singular feedback shift registers has one or more first cycles of a length less than or equal to two, and a second of the plurality of non-singular feedback shift registers has one or more second cycles of a length less than or equal to two, and the one or more first cycles encompass a first set of one or more of shift-register state vectors 000 . . . , 111 . . . , 010 . . . and 101 . . . and the one or more second cycles encompass a second set of one or more of the shift-register state vectors 000 . . . , 111 . . . , 010 . . . and 101 . . . with the first and the second set being disjoint.Type: ApplicationFiled: February 13, 2008Publication date: August 13, 2009Applicant: Infineon Technologies AGInventors: Rainer Goettfert, Berndt Gammel
-
Publication number: 20090204657Abstract: A hybrid random number generator (HRNG) including an output, a combinational logic, a TRNG, and a PRNG. The HRNG is configurable to operate in a first and a second mode, wherein in the first mode the PRNG is serially connected between the TRNG and the output and the TRNG intermittently influences the PRNG, and in the second mode the TRNG and the PRNG are connected to the output via the combinational logic.Type: ApplicationFiled: February 13, 2008Publication date: August 13, 2009Applicant: Infineon Technologies AGInventors: Rainer Goettfert, Stefan Rueping, Berndt Gammel
-
Publication number: 20090144351Abstract: A system comprising a pseudo random number generator, a control circuit being configured to increase a quality of a pseudo random number output signal of the pseudo random number generator by coupling the pseudo random number generator with a true random number output signal of a true random number generator and a consumer circuit being configured to use the pseudo random number output signal before and after the increase.Type: ApplicationFiled: November 30, 2007Publication date: June 4, 2009Applicant: Infineon Technologies AGInventors: Stefan Rueping, Rainer Goettfert
-
Publication number: 20090110137Abstract: Feedback shift register control circuit including a checking circuit having an input being coupled to a seed input of a feedback shift register or to an internal node of the feedback shift register, the checking circuit configured to be responsive to a signal at the input indicating that the feedback shift register is in a not-allowed state, or is going to assume a not-allowed state to output an exception signal; and a gate circuit being coupled to the seed input or the feedback shift register and configured to be responsive to the exception signal to change the state of the feedback shift register or seed the feedback shift register such that the feedback shift register assumes an allowed state.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Applicant: Infineon Technologies AGInventors: Rainer Goettfert, Stefan Rueping
-
Patent number: 7502814Abstract: A device for generating a pseudorandom sequence of numbers includes a feedforward coupler, which has a plurality of memory units, and a feedback coupler connected between an input and an output of the feedforward coupler. The feedback coupler includes a changeable feedback characteristic and is embodied to change the feedback characteristic depending on a state of a memory unit of the plurality of memory units of the feedforward coupler.Type: GrantFiled: May 2, 2005Date of Patent: March 10, 2009Assignee: Infineon Technologies AGInventors: Gerd Dirscherl, Rainer Goettfert, Bernd Meyer, Jean-Pierre Seifert
-
Patent number: 7480687Abstract: A pseudorandom number generator includes a unit for providing a number of 2n sequences of numbers, n being greater than or equal to 2. The sequences of numbers are combined by a unit such that at first all the sequences of numbers are combined with one another in an intermediate processing stage to obtain an intermediate processing sequence, and that subsequently a subgroup of k sequences of numbers is combined with the intermediate processing sequence in a final processing stage to obtain the output sequence.Type: GrantFiled: October 5, 2004Date of Patent: January 20, 2009Assignee: Infineon Technologies AGInventors: Gerd Dirscherl, Berndt Gammel, Rainer Goettfert
-
Patent number: 7451288Abstract: Apparatus and method for generating an individual key for accessing a predetermined addressable unit of a memory divided into addressable units. The apparatus includes a calculator for calculating a page pre-key based on a page address, a determiner for determining the individual key based on the page pre-key and a unit address, a memory for storing the calculated page pre-key, and a checker for checking whether during a next access to a further predetermined unit to which a further unique address is associated, an already calculated page pre-key exists in a temporary memory, which has been calculated based on a page address of a unique address, which is identical to the page address of the further unique address, and, if so, transmitting the already calculated page pre-key to the determiner by bypassing the calculator, and, if not, transmitting the page address of the further unique address to the calculator.Type: GrantFiled: March 30, 2006Date of Patent: November 11, 2008Assignee: Infineon Technologies AGInventors: Rainer Goettfert, Astrid Elbe, Berndt Gammel, Steffen Sonnekalb
-
Publication number: 20070192592Abstract: An encryption part or a decryption part of an encryption/decryption apparatus or a part common to both parts is used both for encryption and decryption of a datum to be stored and the encrypted memory content and for the generation of the address-individual key and the address-dependent key, respectively.Type: ApplicationFiled: March 30, 2006Publication date: August 16, 2007Inventors: Rainer Goettfert, Erwin Hess, Bernd Meyer, Steffen Sonnekalb
-
Publication number: 20070033417Abstract: By arranging a redundancy means and a control means upstream from an encryption means which encrypts and decrypts the data to be stored in an external memory, the integrity of data may be ensured when the generation of redundancy information is realized by the redundancy means, and when the generation of a syndrome bit vector indicating any alteration of the data is implemented by the control means. What is preferred is a control matrix constructed from idempotent, thinly populated, circulant square sub-matrices only. By arranging redundancy and control means upstream from the encryption/decryption means, what is achieved is that both errors in the encrypted data and errors of the non-encrypted data may be proven, provided that they have occurred in the data path between the redundancy/control means and the encryption/decryption means.Type: ApplicationFiled: June 19, 2006Publication date: February 8, 2007Applicant: Infineon Technologies AGInventors: Berndt Gammel, Rainer Goettfert
-
Publication number: 20070028134Abstract: A communication device for transmitting data to a communication partner device includes a transmitter for transmitting transmit data to the communication partner device, a determiner for determining a check value from the transmit data in accordance with a determination specification, a receiver for receiving a verification value from the communication partner device, and a checker configured to compare the check value with the verification value and to provide a fault indication signal as a function of the comparison.Type: ApplicationFiled: June 1, 2006Publication date: February 1, 2007Applicant: INFINEON TECHNOLOGIES AGInventors: Berndt Gammel, Rainer Goettfert, Oliver Kniffler, Dietmar Scheiblhofer
-
Publication number: 20060282756Abstract: In a device for determining a position of a bit error in a bit sequence, a check matrix is used which has a predefined number of rows and a predefined number of columns. The check matrix includes a plurality of square submatrices having a submatrix row number and a submatrix column number corresponding to the predefined number of rows or the predefined number of columns of the check matrix. The device for determining then includes a unit for receiving a bit sequence and a unit for identifying a syndrome using the check matrix and the received bit sequence.Type: ApplicationFiled: May 12, 2006Publication date: December 14, 2006Applicant: INFINEON TECHNOLOGIES AGInventors: Berndt Gammel, Rainer Goettfert, Oliver Kniffler
-
Publication number: 20060265563Abstract: Apparatus and method for generating an individual key for accessing a predetermined addressable unit of a memory divided into addressable units. The apparatus includes a calculator for calculating a page pre-key based on a page address, a determiner for determining the individual key based on the page pre-key and a unit address, a memory for storing the calculated page pre-key, and a checker for checking whether during a next access to a further predetermined unit to which a further unique address is associated, an already calculated page pre-key exists in a temporary memory, which has been calculated based on a page address of a unique address, which is identical to the page address of the further unique address, and, if so, transmitting the already calculated page pre-key to the determiner by bypassing the calculator, and, if not, transmitting the page address of the further unique address to the calculator.Type: ApplicationFiled: March 30, 2006Publication date: November 23, 2006Applicant: Infineon Technologies AGInventors: Rainer Goettfert, Astrid Elbe, Berndt Gammel, Steffen Sonnekalb
-
Publication number: 20060265604Abstract: An encryption unit and decryption unit located in an encryption/decryption device may be used both for encryption and decryption, without their effects canceling each other out when, between the decryption input of the decrypter and the encryption output of the encrypter. An encryption combiner maps the encryption result data block at the encryption output to a mapped encryption result data block according to an encryption combining mapping and is exemplarily used when encrypting. A decryption combiner maps the encryption result data block at the encryption output to an inversely mapped encryption result data block according to a decryption combining mapping which is inverse to the encryption combining mapping and is exemplarily used when decrypting.Type: ApplicationFiled: March 30, 2006Publication date: November 23, 2006Applicant: Infineon Technologies AGInventors: Gerd Dirscherl, Berndt Gammel, Rainer Goettfert, Steffen Sonnekalb
-
Publication number: 20060259769Abstract: Applying both an encryption and also a decryption algorithm, which is inverse to the encryption algorithm, as an encryption definition to thereby enable the use of an encryption unit and a decryption unit of an encryption/decryption device simultaneously, i.e. temporally overlapping, in an encryption process when a part of the data to be encrypted is supplied to the encryption unit while the other part is supplied to the decryption unit. The result is encrypted data or is a cipher text, respectively, whose parts are only “encrypted” in a different way. During decryption, it only has to be guaranteed by suitable regulations that those parts which were encrypted by the encrypted unit are again decrypted by the decryption unit, while the other parts which were “encrypted” by the decryption unit are “decrypted” by the encryption unit.Type: ApplicationFiled: March 30, 2006Publication date: November 16, 2006Applicant: Infineon Technologies AGInventors: Rainer Goettfert, Erwin Hess, Bernd Meyer, Steffen Sonnekalb
-
Publication number: 20060161610Abstract: A random number generator for generating a sequence of numbers comprises a first shift register with a nonlinear feedback, a first number of memory cells and a first output coupled to the first number of memory cells by a first coupling means. Further, the number generator comprises a similarly constructed second shift register as well as a combiner for combining the first data sequence at the first output and the second data sequence at the second output to obtain the sequence of numbers.Type: ApplicationFiled: August 3, 2005Publication date: July 20, 2006Applicant: Infineon Technologies AGInventors: Rainer Goettfert, Berndt Gammel
-
Publication number: 20060067380Abstract: A device for generating a pseudorandom sequence of numbers includes a feedforward coupler, which has a plurality of memory units, and a feedback coupler connected between an input and an output of the feedforward coupler. The feedback coupler includes a changeable feedback characteristic and is embodied to change the feedback characteristic depending on a state of a memory unit of the plurality of memory units of the feedforward coupler.Type: ApplicationFiled: May 2, 2005Publication date: March 30, 2006Applicant: Infineon Technologies AGInventors: Gerd Dirscherl, Rainer Goettfert, Bernd Meyer, Jean-Pierre Seifert
-
Publication number: 20060050875Abstract: An apparatus for recognizing a failure in a cryptographic unit, wherein the cryptographic unit includes a determinator for determining an input control signal and an output control signal, with the determinator being formed to determine the input control signal on the basis of an encryption of an input control signal parity of a group of input signals or an input signal of the group of input signals with an encryption number and to determine the output control signal on the basis of an encryption of an output control signal parity of a group of the output signals or an output signal of the group of output signals with the encryption number. Furthermore, the apparatus for recognizing includes an evaluator for evaluating the input control signal and the output control signal to recognize a failure of the cryptographic unit on the basis of a comparison between the input control signal and the output control signal.Type: ApplicationFiled: September 7, 2005Publication date: March 9, 2006Applicant: Infineon Technologies AGInventors: Berndt Gammel, Michael Goessel, Rainer Goettfert
-
Publication number: 20050220297Abstract: A bit sequence which is generated by a feedback shift register is decimated with a variable decimation value m (m?|N) in a predetermined manner which is known on the decryption side, i.e. in that every mth bit of the bit sequence is picked out from the bit sequence so as to obtain the key bit stream.Type: ApplicationFiled: March 4, 2005Publication date: October 6, 2005Applicant: Infineon Technologies AGInventors: Rainer Goettfert, Berndt Gammel, Kalman Cinkler, Stefan Rueping
-
Publication number: 20050207207Abstract: A random number generator includes a plurality of memory cells arranged in a series, a feedback processor for generating a feedback signal and for feeding the feedback signal into one of the memory cells, and a random number outputter formed to combine states of a group of at least two memory cells to obtain an output sequence. Sequences strongly differing from one another, the number of which is greater than the number of memory cells, can be generated by generating several output sequences AF0, AF1, AF2, . . . , AFk by combining states of different memory cells such that a safe and efficient bus encryption is achievable.Type: ApplicationFiled: March 18, 2005Publication date: September 22, 2005Applicant: Infineon Technologies AGInventors: Berndt Gammel, Rainer Goettfert