Patents by Inventor Ramamurthy Krithivas
Ramamurthy Krithivas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11874787Abstract: Methods to dynamically configure, monitor and govern PCH Chipsets in platforms as extended IO-expander(s) and associated apparatus. A multi-role PCH is provided that may be dynamically configured as a legacy PCH to facilitate booting for platforms without bootable CPUs and as IO-expanders in single-socket and multi-socket platforms. A control entity is coupled to the PCHs and is used to effect boot, reset, wake, and power management operations by exchanging handshake singles with the PCHs and providing control inputs to CPUs on the platforms. The single-socket platform configurations include a platform with a CPU with bootable logic coupled to an IO-expander and a platform with a legacy CPU coupled to a legacy PCH.Type: GrantFiled: February 13, 2020Date of Patent: January 16, 2024Assignee: Intel CorporationInventors: Amit K Srivastava, Majid Shushtarian, Anand K Enamandram, Jared W Havican, Jeffrey A Pihlman, Michael J Karas, Ramamurthy Krithivas, Christine Watnik
-
Publication number: 20230367729Abstract: Generally, this disclosure provides systems, devices, methods and computer readable media for dynamic configuration and enforcement of access lanes to I/O controllers. The System may include a plurality of Input/Output (I/O) controllers and a plurality of lanes. The system may also include a lane mapping module configured to multiplex at least one of the I/O controllers to at least one of the lanes based on a configuration. The system may further include a first processor configured to detect a change request, the change request to modify the configuration from an existing configuration to a new configuration; and a second processor configured to: verify that the new configuration is valid based on a stock keeping unit (SKU) associated with the system; and, if the verification is successful, store the new configuration in non-volatile memory and reset the system.Type: ApplicationFiled: May 18, 2023Publication date: November 16, 2023Inventors: Balaji PARTHASARATHY, Ramamurthy KRITHIVAS, Bradley BURRES, Pawel SZYMANSKI, Yi-Feng LIU
-
Publication number: 20230281113Abstract: Techniques for adaptive memory metadata allocation. A processor may determine a first memory region of a plurality of memory regions in a memory pool coupled to the processor via an interface. The processor may modify a metadata of the first memory region from a first configuration to a second configuration, where the first configuration is associated with a first number of error correction code (ECC) bits and the second configuration is associated with a second number of ECC bits.Type: ApplicationFiled: April 7, 2023Publication date: September 7, 2023Applicant: INTEL CORPORATIONInventors: Karthik Kumar, Francesc Guim Bernat, Ramamurthy Krithivas
-
Patent number: 11693807Abstract: Generally, this disclosure provides systems, devices, methods and computer readable media for dynamic configuration and enforcement of access lanes to I/O controllers. The System may include a plurality of Input/Output (I/O) controllers and a plurality of lanes. The system may also include a lane mapping module configured to multiplex at least one of the I/O controllers to at least one of the lanes based on a configuration. The system may further include a first processor configured to detect a change request, the change request to modify the configuration from an existing configuration to a new configuration; and a second processor configured to: verify that the new configuration is valid based on a stock keeping unit (SKU) associated with the system; and, if the verification is successful, store the new configuration in non-volatile memory and reset the system.Type: GrantFiled: March 19, 2021Date of Patent: July 4, 2023Assignee: Intel CorporationInventors: Balaji Parthasarathy, Ramamurthy Krithivas, Bradley A. Burres, Pawel Szymanski, Yi-Feng Liu
-
Publication number: 20220107808Abstract: Methods and apparatus to reduce register access latency in split-die SoC designs. The method is implemented on a platform including a legacy socket and one or more non-legacy (NL) sockets comprising split-die System-on-Chips (SoC)s including multiple dielets interconnected with a plurality of Embedded Multi-Die Interconnect Bridges (EMIBs). The dielets include core dielets having cores, cache controllers and memory controllers. The method provides an affinity between a control and status registers (CSRs) memory range for the NL sockets such that CSRs in the memory controllers for multiple core dielets are programmed using transactions forwarded along core-to-cache controller datapaths that avoid crossing EMIBs. In one aspect, a transient map of address ranges is created that includes a respective Sub-NUMA Cluster (SNC) range allocated for the NL sockets, with a range of CSR addresses for accessing CSRs in the memory controllers for the NL sockets being stored in the respective SNC ranges.Type: ApplicationFiled: December 16, 2021Publication date: April 7, 2022Inventors: Anand K. ENAMANDRAM, Eswaramoorthi NALLUSAMY, Ramamurthy KRITHIVAS, Cheng-Wein LIN, Irene JOHANSEN
-
Patent number: 11294749Abstract: Examples include techniques to collect crash data for a computing system following a catastrophic error. Examples include a management controller gathering error information from components of a computing system that includes a central processing unit (CPU) coupled with one or more companion dice following the catastrophic error. The management controller to gather the error information via a communication link coupled between the management controller, the CPU and the one or more companion dice.Type: GrantFiled: December 30, 2017Date of Patent: April 5, 2022Assignee: Intel CorporationInventors: Ramamurthy Krithivas, Anand K. Enamandram, Eswaramoorthi Nallusamy, Russell J. Wunderlich, Krishnakanth V. Sistla
-
Patent number: 11157064Abstract: Various embodiments are generally directed to an apparatus, method and other techniques to send a power operation initiation indication to the accelerator device via the subset of the plurality of interconnects, the power operation initiation indication to indicate a power operation to be performed on one or more infrastructure devices, receive a response the accelerator device, the response to indicate to the processor that the accelerator is ready for the power operation, and ucause the power operation to be performed on the accelerator device, the power operation to enable or disable power for the one or more of the infrastructure devices.Type: GrantFiled: September 28, 2017Date of Patent: October 26, 2021Assignee: INTEL CORPORATIONInventors: Bharat S. Pillilli, Eswaramoorthi Nallusamy, Ramamurthy Krithivas, Vivek Garg, Venkatesh Ramamurthy
-
Publication number: 20210326285Abstract: Generally, this disclosure provides systems, devices, methods and computer readable media for dynamic configuration and enforcement of access lanes to I/O controllers. The System may include a plurality of Input/Output (I/O) controllers and a plurality of lanes. The system may also include a lane mapping module configured to multiplex at least one of the I/O controllers to at least one of the lanes based on a configuration. The system may further include a first processor configured to detect a change request, the change request to modify the configuration from an existing configuration to a new configuration; and a second processor configured to: verify that the new configuration is valid based on a stock keeping unit (SKU) associated with the system; and, if the verification is successful, store the new configuration in non-volatile memory and reset the system.Type: ApplicationFiled: March 19, 2021Publication date: October 21, 2021Inventors: Balaji PARTHASARATHY, Ramamurthy KRITHIVAS, Bradley A. BURRES, Pawel SZYMANSKI, Yi-Feng LIU
-
Patent number: 10956351Abstract: Generally, this disclosure provides systems, devices, methods and computer readable media for dynamic configuration and enforcement of access lanes to I/O controllers. The System may include a plurality of Input/Output (I/O) controllers and a plurality of lanes. The system may also include a lane mapping module configured to multiplex at least one of the I/O controllers to at least one of the lanes based on a configuration. The system may further include a first processor configured to detect a change request, the change request to modify the configuration from an existing configuration to a new configuration; and a second processor configured to: verify that the new configuration is valid based on a stock keeping unit (SKU) associated with the system; and, if the verification is successful, store the new configuration in non-volatile memory and reset the system.Type: GrantFiled: September 10, 2019Date of Patent: March 23, 2021Assignee: Intel CorporationInventors: Balaji Parthasarathy, Ramamurthy Krithivas, Bradley Burres, Pawel Szymanski, Yi-Feng Liu
-
Patent number: 10762006Abstract: Various embodiments are generally directed to an apparatus, method and other techniques to determine one or more memory channels of a plurality of memory channels to be enabled based on an indication received from a basic input/output system (BIOS), determine whether a number of the one or more memory channels to be enabled is greater than a maximum number of memory channels permitted, cause a platform reset if the number of the one or more memory channels is greater than the maximum number of memory channels, and permit enablement of the one or more memory channels if the number of the one or more memory channels is not greater than the maximum number of memory channels.Type: GrantFiled: March 31, 2017Date of Patent: September 1, 2020Assignee: INTEL CORPORATIONInventors: Jeffrey A. Pihlman, Ramamurthy Krithivas
-
Publication number: 20200183872Abstract: Methods to dynamically configure, monitor and govern PCH Chipsets in platforms as extended IO-expander(s) and associated apparatus. A multi-role PCH is provided that may be dynamically configured as a legacy PCH to facilitate booting for platforms without bootable CPUs and as IO-expanders in single-socket and multi-socket platforms. A control entity is coupled to the PCHs and is used to effect boot, reset, wake, and power management operations by exchanging handshake singles with the PCHs and providing control inputs to CPUs on the platforms. The single-socket platform configurations include a platform with a CPU with bootable logic coupled to an IO-expander and a platform with a legacy CPU coupled to a legacy PCH.Type: ApplicationFiled: February 13, 2020Publication date: June 11, 2020Inventors: Amit K Srivastava, Majid Shushtarian, Anand K Enamandram, Jared W Havican, Jeffrey A Pihlman, Michael J Karas, Ramamurthy Krithivas, Christine Watnik
-
Patent number: 10628615Abstract: An integrated circuit (IC) provisioned for asset protection has a primary circuit portion, such as a microprocessor or system-on-chip, that can be selectively disabled and enabled via an operability control input. The IC includes a secure register to store lock state indicia and unlock criteria, where a signal at the operability control input is responsive to the lock state indicia. In operation, a firmware data store receives and stores firmware code that includes a lock/unlock command, and firmware data that includes an unlock key. An authorization module verifies authenticity of the firmware code. A lock/unlock (LUL) module is operative to write lock state indicia to the secure register based on the lock/unlock command only in response to a positive verification of the authenticity of the firmware code by the authorization module, and to write lock state indicia to the secure register.Type: GrantFiled: May 21, 2018Date of Patent: April 21, 2020Assignee: Intel CorporationInventors: Ramamurthy Krithivas, Donald C. Soltis, Jr., Bradley Burres
-
Publication number: 20200004713Abstract: Generally, this disclosure provides systems, devices, methods and computer readable media for dynamic configuration and enforcement of access lanes to I/O controllers. The System may include a plurality of Input/Output (I/O) controllers and a plurality of lanes. The system may also include a lane mapping module configured to multiplex at least one of the I/O controllers to at least one of the lanes based on a configuration. The system may further include a first processor configured to detect a change request, the change request to modify the configuration from an existing configuration to a new configuration; and a second processor configured to: verify that the new configuration is valid based on a stock keeping unit (SKU) associated with the system; and, if the verification is successful, store the new configuration in non-volatile memory and reset the system.Type: ApplicationFiled: September 10, 2019Publication date: January 2, 2020Applicant: Intel CorporationInventors: BALAJI PARTHASARATHY, RAMAMURTHY KRITHIVAS, BRADLEY BURRES, PAWEL SZYMANSKI, Yi-Feng LIU
-
Patent number: 10509435Abstract: Disclosed herein are systems and methods for initializing and synchronizing a protected real time clock via hardware connections. For example, in some embodiments, a protected real time clock on a trusted execution environment may initialize via a hardware connection to a master clock, which is synchronized to a trusted time source via a hardware connection. In some embodiments, a protected real time clock on a trusted execution environment may initialize to a master clock during a system hardware reset sequence. In some embodiments, before a system is running normally, a real time clock on an integrated Intellectual Property agent may initialize and synchronize to a protected real time clock via a hardware connection. In some embodiments, after a system is running normally, a real time clock on a discrete device may initialize and synchronize to a protected real time clock via a hardware connection.Type: GrantFiled: September 29, 2016Date of Patent: December 17, 2019Assignee: Intel CorporationInventors: Ramamurthy Krithivas, Mark A. Bordogna, James M. Sepko
-
Publication number: 20190095316Abstract: Various embodiments are generally directed to an apparatus, method and other techniques to receive debug trace information via one or more pins, generate a packet comprising the debug trace information and a header, the header comprising header information to send the packet to a device coupled via one or more network connections, determine a location in a data buffer of an interface controller for the packet, and write the packet to the data buffer of the interface controller at the location.Type: ApplicationFiled: September 25, 2017Publication date: March 28, 2019Applicant: INTEL CORPORATIONInventors: SHANKER RAMAN NAGESH, RAMAMURTHY KRITHIVAS, MANDIRA KUMAR SATHANANTHAM
-
Publication number: 20190094946Abstract: Various embodiments are generally directed to an apparatus, method and other techniques to send a power operation initiation indication to the accelerator device via the subset of the plurality of interconnects, the power operation initiation indication to indicate a power operation to be performed on one or more infrastructure devices, receive a response the accelerator device, the response to indicate to the processor that the accelerator is ready for the power operation, and ucause the power operation to be performed on the accelerator device, the power operation to enable or disable power for the one or more of the infrastructure devices.Type: ApplicationFiled: September 28, 2017Publication date: March 28, 2019Applicant: INTEL CORPORATIONInventors: BHARAT S. PILLILLI, ESWARAMOORTHI NALLUSAMY, RAMAMURTHY KRITHIVAS, VIVEK GARG, VENKATESH RAMAMURTHY
-
Publication number: 20190087610Abstract: An integrated circuit (IC) provisioned for asset protection has a primary circuit portion, such as a microprocessor or system-on-chip, that can be selectively disabled and enabled via an operability control input. The IC includes a secure register to store lock state indicia and unlock criteria, where a signal at the operability control input is responsive to the lock state indicia. In operation, a firmware data store receives and stores firmware code that includes a lock/unlock command, and firmware data that includes an unlock key. An authorization module verifies authenticity of the firmware code. A lock/unlock (LUL) module is operative to write lock state indicia to the secure register based on the lock/unlock command only in response to a positive verification of the authenticity of the firmware code by the authorization module, and to write lock state indicia to the secure register.Type: ApplicationFiled: May 21, 2018Publication date: March 21, 2019Inventors: Ramamurthy Krithivas, Donald C. Soltis, JR., Bradley Burres
-
Patent number: 10223161Abstract: The present disclosure is directed to hardware-based inter-device resource sharing. For example, a remote orchestrator (RO) may provide instructions to cause a device to make at least one hardware resource available to other devices. An RO module in the device may interact with the RO and may configure a configuration module in the device based on instructions received from the RO. The configuration module may set a device configuration when the device transitions from a power off state to a power on state. The device may also comprise a processing module to process data based on the device configuration, interface technology (IT) and at least one hardware resource. The interface technology may allow the processing module and the at least one hardware resource to interact. The RO module may configure the IT to allow the at least one hardware resource to operate locally or remotely based on the instructions.Type: GrantFiled: February 14, 2017Date of Patent: March 5, 2019Assignee: INTEL CORPORATIONInventors: Ramamurthy Krithivas, Balaji Parthasarathy
-
Patent number: 10222823Abstract: The present disclosure describes embodiments of apparatuses and methods related to a computing apparatus with a real time clock (RTC) coupled to a bus, where the RTC does not have a backup power source to maintain time and date of the RTC. The computing apparatus may have firmware coupled to the bus, and the firmware may contain boot logic with network time protocol (NTP) logic. The computing apparatus may have persistent memory coupled to the bus with configuration parameters. The computing apparatus may have a controller coupled to the bus, where the controller is to retrieve the configuration parameters from the persistent memory and processes the boot logic with the NTP logic using the configuration parameters to transmit an NTP request over the bus and receives a coordinated universal time (UTC) over the bus and stores the UTC in the RTC.Type: GrantFiled: June 25, 2015Date of Patent: March 5, 2019Assignee: Intel CorporationInventors: Thane M. Larson, Ramamurthy Krithivas, Chris Ruffin
-
Publication number: 20190065281Abstract: Technologies for auto-migration in accelerated architectures include multiple compute sleds, accelerator sleds, and storage sleds. Each of the compute sleds includes phase detection logic to receive an indication from an application presently executing on the compute sled that indicates a compute kernel associated with the application has been offloaded to a field-programmable gate array (FPGA) of an accelerator sled. The phase detection logic is further to monitor a plurality of hardware threads associated with the application, detect whether a phase change has been detected as a function of the monitored hardware threads, and migrate, in response to having detected the phase change, the hardware threads to another compute element having a lower-performance central processing unit (CPU) relative to the CPU the application is presently being executed on. Other embodiments are described herein.Type: ApplicationFiled: December 30, 2017Publication date: February 28, 2019Inventors: Francesc Guim Bernat, Evan Custodio, Susanne M. Balle, Ramamurthy Krithivas, Karthik Kumar