Patents by Inventor Ramamurthy Krithivas
Ramamurthy Krithivas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190042348Abstract: Examples include techniques to collect crash data for a computing system following a catastrophic error. Examples include a management controller gathering error information from components of a computing system that includes a central processing unit (CPU) coupled with one or more companion dice following the catastrophic error. The management controller to gather the error information via a communication link coupled between the management controller, the CPU and the one or more companion dice.Type: ApplicationFiled: December 30, 2017Publication date: February 7, 2019Inventors: Ramamurthy KRITHIVAS, Anand K. ENAMANDRAM, Eswaramoorthi NALLUSAMY, Russell J. WUNDERLICH, Krishnakanth V. SISTLA
-
Publication number: 20180335831Abstract: In an embodiment, a processor includes a first chip of a multi-chip package (MCP). The first chip includes at least one core and first chip temperature control (TC) logic to assert a first power adjustment signal at a second chip of the MCP responsive to an indication that a first chip temperature of the first chip exceeds a first threshold. The processor also includes a conduit that includes a bi-directional pin to couple the first chip to the second chip within the MCP. The conduit is to transport the first power adjustment signal from the first chip to the second chip and the first power adjustment signal is to cause an adjustment of a second chip power consumption of the second chip. Other embodiments are described and claimed.Type: ApplicationFiled: August 1, 2018Publication date: November 22, 2018Inventors: Tessil Thomas, Phani Kumar Kandula, Ramamurthy Krithivas, Howard Chin, Ian M. Steiner, Vivek Garg
-
Patent number: 10116518Abstract: Mechanisms to enable management controllers to learn the control plane hierarchy in data center environments. The data center is configured in a physical hierarchy including multiple pods, racks, trays, and sleds and associated switches. Management controllers at various levels in a control plane hierarchy and associated with switches in the physical hierarchy are configured to add their IP addresses to DHCP (Dynamic Host Control Protocol) responses that are generated by a DCHP server in response to DCHP requests for IP address requests initiated by DHCP clients including manageability controllers, compute nodes and storage nodes in the data center. As the DCHP response traverses each of multiple switches along a forwarding path from the DCHP server to the DHCP client, an IP address of the manageability controller associated with the switch is inserted. Upon receipt at the DHCP client, the inserted IP addresses are extracted and used to automate learning of the control plane hierarchy.Type: GrantFiled: May 18, 2017Date of Patent: October 30, 2018Assignee: Intel CorporationInventors: Ramamurthy Krithivas, Narayan Ranganathan, Mohan J. Kumar, John C. Leung
-
Publication number: 20180285289Abstract: Various embodiments are generally directed to an apparatus, method and other techniques to determine one or more memory channels of a plurality of memory channels to be enabled based on an indication received from a basic input/output system (BIOS), determine whether a number of the one or more memory channels to be enabled is greater than a maximum number of memory channels permitted, cause a platform reset if the number of the one or more memory channels is greater than the maximum number of memory channels, and permit enablement of the one or more memory channels if the number of the one or more memory channels is not greater than the maximum number of memory channels.Type: ApplicationFiled: March 31, 2017Publication date: October 4, 2018Applicant: INTEL CORPORATIONInventors: JEFFREY A. PIHLMAN, RAMAMURTHY KRITHIVAS
-
Patent number: 10048744Abstract: In an embodiment, a processor includes a first chip of a multi-chip package (MCP). The first chip includes at least one core and first chip temperature control (TC) logic to assert a first power adjustment signal at a second chip of the MCP responsive to an indication that a first chip temperature of the first chip exceeds a first threshold. The processor also includes a conduit that includes a bi-directional pin to couple the first chip to the second chip within the MCP. The conduit is to transport the first power adjustment signal from the first chip to the second chip and the first power adjustment signal is to cause an adjustment of a second chip power consumption of the second chip. Other embodiments are described and claimed.Type: GrantFiled: November 26, 2014Date of Patent: August 14, 2018Assignee: Intel CorporationInventors: Tessil Thomas, Phani Kumar Kandula, Ramamurthy Krithivas, Howard Chin, Ian M. Steiner, Vivek Garg
-
Patent number: 9996711Abstract: An integrated circuit (IC) provisioned for asset protection has a primary circuit portion, such as a microprocessor or system-on-chip, that can be selectively disabled and enabled via an operability control input. The IC includes a secure register to store lock state indicia and unlock criteria, where a signal at the operability control input is responsive to the lock state indicia. In operation, a firmware data store receives and stores firmware code that includes a lock/unlock command, and firmware data that includes an unlock key. An authorization module verifies authenticity of the firmware code. A lock/unlock (LUL) module is operative to write lock state indicia to the secure register based on the lock/unlock command only in response to a positive verification of the authenticity of the firmware code by the authorization module, and to write lock state indicia to the secure register.Type: GrantFiled: October 30, 2015Date of Patent: June 12, 2018Assignee: Intel CorporationInventors: Ramamurthy Krithivas, Donald C. Soltis, Jr., Bradley Burres
-
Publication number: 20180098136Abstract: The present disclosure is directed to push telemetry data accumulation. A system may comprise at least telemetry circuitry configured to push telemetry data (e.g., provide telemetry data without first receiving a request). An example system may comprise one or more devices that include at least one set of telemetry circuitry. The at least one set of telemetry circuitry may be configured to push data based at least on a frequency configuration and a skew configuration. The frequency configuration may control how often the at least one set of telemetry circuitry generates data. The skew configuration may control when the telemetry data is transmitted. For example, sets of telemetry circuitry may be configured with different skew configurations to minimize transmission overlap. This may prevent telemetry data accumulation (TDA) circuitry in the system, which receives the transmission of telemetry data from the at least one set of telemetry circuitry, from becoming overwhelmed.Type: ApplicationFiled: September 30, 2016Publication date: April 5, 2018Applicant: Intel CorporationInventors: RAMAMURTHY KRITHIVAS, DONGLAI DAI, RUSSELL WUNDERLICH, ESWARAMOORTHI NALLUSAMY
-
Publication number: 20180088625Abstract: Disclosed herein are systems and methods for initializing and synchronizing a protected real time clock via hardware connections. For example, in some embodiments, a protected real time clock on a trusted execution environment may initialize via a hardware connection to a master clock, which is synchronized to a trusted time source via a hardware connection. In some embodiments, a protected real time clock on a trusted execution environment may initialize to a master clock during a system hardware reset sequence. In some embodiments, before a system is running normally, a real time clock on an integrated Intellectual Property agent may initialize and synchronize to a protected real time clock via a hardware connection. In some embodiments, after a system is running normally, a real time clock on a discrete device may initialize and synchronize to a protected real time clock via a hardware connection.Type: ApplicationFiled: September 29, 2016Publication date: March 29, 2018Applicant: Intel CorporationInventors: Ramamurthy Krithivas, Mark A. Bordogna, James M. Sepko
-
Publication number: 20180081847Abstract: Generally, this disclosure provides systems, devices, methods and computer readable media for dynamic configuration and enforcement of access lanes to I/O controllers. The System may include a plurality of Input/Output (I/O) controllers and a plurality of lanes. The system may also include a lane mapping module configured to multiplex at least one of the I/O controllers to at least one of the lanes based on a configuration. The system may further include a first processor configured to detect a change request, the change request to modify the configuration from an existing configuration to a new configuration; and a second processor configured to: verify that the new configuration is valid based on a stock keeping unit (SKU) associated with the system; and, if the verification is successful, store the new configuration in non-volatile memory and reset the system.Type: ApplicationFiled: March 27, 2015Publication date: March 22, 2018Applicant: Intel CorporationInventors: BALAJI PARTHASARATHY, RAMAMURTHY KRITHIVAS, BRADLEY BURRES, PAWEL SZYMANSKI, Yi-Feng LIU
-
Patent number: 9817787Abstract: In one embodiment, a node includes at least one core to independently execute instructions; a first host device to receive information from the at least one core and to include the information in a first packet of a first communication protocol; a selection logic coupled to the first host device to receive the first packet and to provide the first packet to a conversion logic or a first interface to communicate with a first device via a first interconnect of the first communication protocol; the conversion logic to receive the first packet under selection of the selection logic and to encapsulate the first packet into a second packet of a second communication protocol; and a second interface coupled to the conversion logic to receive the second packet and to communicate the second packet to a second device via a second interconnect of the second communication protocol. Other embodiments are described and claimed.Type: GrantFiled: March 26, 2015Date of Patent: November 14, 2017Assignee: Intel CorporationInventors: Mohan K. Nair, Brent D. Thomas, Ramamurthy Krithivas
-
Publication number: 20170257277Abstract: Mechanisms to enable management controllers to learn the control plane hierarchy in data center environments. The data center is configured in a physical hierarchy including multiple pods, racks, trays, and sleds and associated switches. Management controllers at various levels in a control plane hierarchy and associated with switches in the physical hierarchy are configured to add their IP addresses to DHCP (Dynamic Host Control Protocol) responses that are generated by a DCHP server in response to DCHP requests for IP address requests initiated by DHCP clients including manageability controllers, compute nodes and storage nodes in the data center. As the DCHP response traverses each of multiple switches along a forwarding path from the DCHP server to the DHCP client, an IP address of the manageability controller associated with the switch is inserted. Upon receipt at the DHCP client, the inserted IP addresses are extracted and used to automate learning of the control plane hierarchy.Type: ApplicationFiled: May 18, 2017Publication date: September 7, 2017Applicant: lntel CorporationInventors: Ramamurthy Krithivas, Narayan Ranganathan, Mohan J. Kumar, John C. Leung
-
Patent number: 9703697Abstract: Methods and apparatus related to sharing Serial Peripheral Interface (SPI) flash memory in a multi-node server SoC (System on Chip) platform environment are described. In one embodiment, multi-port non-volatile memory is shared by a plurality of System on Chip (SoC) devices. Each of the plurality of SoC devices comprises controller logic to control access to the multi-port non-volatile memory and/or to translate a host referenced address of a memory access request to a linear address space and a physical address space of the multi-port non-volatile memory. Other embodiments are also disclosed and claimed.Type: GrantFiled: December 27, 2012Date of Patent: July 11, 2017Assignee: Intel CorporationInventors: Ramamurthy Krithivas, Palsamy Sakthikumar
-
Patent number: 9686143Abstract: Mechanisms to enable management controllers to learn the control plane hierarchy in data center environments. The data center is configured in a physical hierarchy including multiple pods, racks, trays, and sleds and associated switches. Management controllers at various levels in a control plane hierarchy and associated with switches in the physical hierarchy are configured to add their IP addresses to DHCP (Dynamic Host Control Protocol) responses that are generated by a DCHP server in response to DCHP requests for IP address requests initiated by DHCP clients including manageability controllers, compute nodes and storage nodes in the data center. As the DCHP response traverses each of multiple switches along a forwarding path from the DCHP server to the DHCP client, an IP address of the manageability controller associated with the switch is inserted. Upon receipt at the DHCP client, the inserted IP addresses are extracted and used to automate learning of the control plane hierarchy.Type: GrantFiled: September 24, 2014Date of Patent: June 20, 2017Assignee: Intel CorporationInventors: Ramamurthy Krithivas, Narayan Ranganathan, Mohan J. Kumar, John C. Leung
-
Publication number: 20170161111Abstract: The present disclosure is directed to hardware-based inter-device resource sharing. For example, a remote orchestrator (RO) may provide instructions to cause a device to make at least one hardware resource available to other devices. An RO module in the device may interact with the RO and may configure a configuration module in the device based on instructions received from the RO. The configuration module may set a device configuration when the device transitions from a power off state to a power on state. The device may also comprise a processing module to process data based on the device configuration, interface technology (IT) and at least one hardware resource. The interface technology may allow the processing module and the at least one hardware resource to interact. The RO module may configure the IT to allow the at least one hardware resource to operate locally or remotely based on the instructions.Type: ApplicationFiled: February 14, 2017Publication date: June 8, 2017Applicant: Intel CorporationInventors: RAMAMURTHY KRITHIVAS, BALAJI PARTHASARATHY
-
Publication number: 20170124358Abstract: An integrated circuit (IC) provisioned for asset protection has a primary circuit portion, such as a microprocessor or system-on-chip, that can be selectively disabled and enabled via an operability control input. The IC includes a secure register to store lock state indicia and unlock criteria, where a signal at the operability control input is responsive to the lock state indicia. In operation, a firmware data store receives and stores firmware code that includes a lock/unlock command, and firmware data that includes an unlock key. An authorization module verifies authenticity of the firmware code. A lock/unlock (LUL) module is operative to write lock state indicia to the secure register based on the lock/unlock command only in response to a positive verification of the authenticity of the firmware code by the authorization module, and to write lock state indicia to the secure register.Type: ApplicationFiled: October 30, 2015Publication date: May 4, 2017Inventors: Ramamurthy Krithivas, Donald C. Soltis, JR., Bradley Burres
-
Publication number: 20170126619Abstract: A first computational device receives a response generated by a second computational device for a third computational device. A target that is suitable for use by the third computational device is determined. The response is transmitted with an address of the target to the third computational device.Type: ApplicationFiled: January 12, 2017Publication date: May 4, 2017Inventors: Ramamurthy KRITHIVAS, Jacek RENIECKI, Daniel P. DALY, Madhusudhan RANGARAJAN
-
Patent number: 9577953Abstract: A first computational device receives a response generated by a second computational device for a third computational device. A target that is suitable for use by the third computational device is determined. The response is transmitted with an address of the target to the third computational device.Type: GrantFiled: September 27, 2013Date of Patent: February 21, 2017Assignee: INTEL CORPORATIONInventors: Ramamurthy Krithivas, Jacek Reniecki, Daniel P. Daly, Madhusudhan Rangarajan
-
Patent number: 9569267Abstract: The present disclosure is directed to hardware-based inter-device resource sharing. For example, a remote orchestrator (RO) may provide instructions to cause a device to make at least one hardware resource available to other devices. An RO module in the device may interact with the RO and may configure a configuration module in the device based on instructions received from the RO. The configuration module may set a device configuration when the device transitions from a power off state to a power on state. The device may also comprise a processing module to process data based on the device configuration, interface technology (IT) and at least one hardware resource. The interface technology may allow the processing module and the at least one hardware resource to interact. The RO module may configure the IT to allow the at least one hardware resource to operate locally or remotely based on the instructions.Type: GrantFiled: March 16, 2015Date of Patent: February 14, 2017Assignee: Intel CorporationInventors: Ramamurthy Krithivas, Balaji Parthasarathy
-
Patent number: 9535606Abstract: Apparatus, systems, and methods to implement a virtual serial presence detect operation for pooled memory are described. In one embodiment, a controller comprises logic to receive a request to establish a composed computing device, define a plurality of virtual memory devices to be associated with a composed computing device, allocate memory from a shared pool of physical memory to the plurality of virtual memory devices, create a plurality of virtual serial detects (vSPDs) for the plurality of virtual memory devices, and store the plurality of vSPDs in a linked list in an operational memory device. Other embodiments are also disclosed and claimed.Type: GrantFiled: December 22, 2014Date of Patent: January 3, 2017Assignee: Intel CorporationInventors: Ramamurthy Krithivas, Eswaramoorthi Nallusamy, Mark A. Schmisseur
-
Publication number: 20160378135Abstract: The present disclosure describes embodiments of apparatuses and methods related to a computing apparatus with a real time clock (RTC) coupled to a bus, where the RTC does not have a backup power source to maintain time and date of the RTC. The computing apparatus may have firmware coupled to the bus, and the firmware may contain boot logic with network time protocol (NTP) logic. The computing apparatus may have persistent memory coupled to the bus with configuration parameters. The computing apparatus may have a controller coupled to the bus, where the controller is to retrieve the configuration parameters from the persistent memory and processes the boot logic with the NTP logic using the configuration parameters to transmit an NTP request over the bus and receives a coordinated universal time (UTC) over the bus and stores the UTC in the RTC.Type: ApplicationFiled: June 25, 2015Publication date: December 29, 2016Inventors: Thane M. Larson, Ramamurthy Krithivas, Chris Ruffin