Patents by Inventor Ramin Farjad
Ramin Farjad has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7257183Abstract: A clock recovery circuit includes a sampler for sampling a data signal. Logic determines whether a data edge lags or precedes a clock edge which drives the sampler, and provides early and late indications. A filter filters the early and late indications, and a phase controller adjusts the phase of the clock based on the filtered indications. Based on the filtered indications, a frequency estimator estimates the frequency difference between the data and clock, providing an input to the phase controller to further adjust the phase so as to continually correct for the frequency difference.Type: GrantFiled: June 21, 2002Date of Patent: August 14, 2007Assignee: Rambus Inc.Inventors: William J. Dally, John H. Edmondson, Ramin Farjad-Rad
-
Patent number: 7167517Abstract: An equalizer includes plural samplers for sampling an incoming input data stream according to plural phases of a sampling clock, each sampler producing a data sample. Operating in the analog domain, a multi-tap finite impulse response (FIR) filter weights the data samples and combines the weighted data samples to produce a filtered data bit. The filtered data bits thus form an equalized output data stream. The equalizer can compensate for characteristics of a communications channel, such as low-pass characteristics. The channel may carry high-speed, e.g., multi-gigabit per second, traffic.Type: GrantFiled: May 22, 2001Date of Patent: January 23, 2007Assignee: The Board of Trustees of the Leland Stanford Junior UniversityInventors: Ramin Farjad-Rad, Thomas H. Lee
-
Publication number: 20060214742Abstract: An oscillating signal in an oscillator is caused to phase shift toward the phase of an input signal coupled to the oscillating signal. The resonant frequency of the oscillator is about equal to an integer multiple of the frequency of the input signal. The input signal may be generated in a pulse generator to have an input pulse duration less than or equal to that of the oscillating signal. The oscillator circuit may be used as a filter to filter pulse width variations or to filter jitter from a reference clock. The oscillator circuit may also serve as a buffer by amplifying the input signal. Phase interpolation can be obtained by coupling at least one input signal with at least one oscillating signal.Type: ApplicationFiled: May 25, 2006Publication date: September 28, 2006Inventors: William Dally, Ramin Farjad-Rad, John Poulton, Thomas Greer, Hiok-Tiaq Ng, Teva Stone
-
Publication number: 20060188043Abstract: A signaling system includes a pre-emphasizing transmitter and an equalizing receiver coupled to one another via a high-speed signal path. The receiver measures the quality of data conveyed from the transmitter. A controller uses this information and other information to adaptively establish appropriate transmit pre-emphasis and receive equalization settings, e.g. to select the lowest power setting for which the signaling system provides some minimum communication bandwidth without exceeding a desired bit-error rate.Type: ApplicationFiled: January 20, 2006Publication date: August 24, 2006Inventors: Jared Zerbe, Fred Chen, Andrew Ho, Ramin Farjad-Rad, John Poulton, Kevin Donnelly, Brian Leibowitz
-
Patent number: 7078979Abstract: An oscillating signal in an oscillator is caused to phase shift toward the phase of an input signal coupled to the oscillating signal. The resonant frequency of the oscillator is about equal to an integer multiple of the frequency of the input signal. The input signal may be generated in a pulse generator to have an input pulse duration less than or equal to that of the oscillating signal. The oscillator circuit may be used as a filter to filter pulse width variations or to filter jitter from a reference clock. The oscillator circuit may also serve as a buffer by amplifying the input signal. Phase interpolation can be obtained by coupling at least one input signal with at least one oscillating signal.Type: GrantFiled: February 11, 2005Date of Patent: July 18, 2006Assignee: Rambus Inc.Inventors: William J. Dally, Ramin Farjad-Rad, John W. Poulton, Thomas H. Greer, III, Hiok-Tiaq Ng, Teva J. Stone
-
Publication number: 20060140318Abstract: A serial communication system includes a receiver that incorporates an amplitude monitor, which may be used to set and maintain appropriate termination-resistance values and transmit pre-emphasis and receive equalization settings. The amplitude monitor can note the presence or absence of input signals, as is required by some communication standards, such as those that require support for “out-of-band” (OOB) signaling for e.g. rate negotiation. The amplitude monitor compares the input signal with a reference level in response to a sample clock. The sample clock is periodically phase shifted with respect to the incoming data so the amplitude monitor is sure to sample an incoming data eye at or near the peak amplitude over a selected sample period. The amplitude detector notes the detection of an input signal if the input signal surpasses the reference level for any sample phase.Type: ApplicationFiled: December 23, 2004Publication date: June 29, 2006Inventor: Ramin Farjad-rad
-
Publication number: 20060091932Abstract: A tracking switch includes an MOS switching transistor with a control terminal coupled to a CMOS inverter. The relative geometries of the transistors that make up the inverter are significantly imbalanced, resulting is substantially different drive strengths (i.e., substantially different on-resistances). The gate of the switching transistor exhibits parasitic capacitances between its current-handling terminals and its control terminal. When the switching transistor is on, these capacitances shunt a portion of the switched signal to a power-supply node, with the problem increasing with the frequency of the propagated signal. The geometry of the transistor used to turn on the switching transistor is selected to produce a high on-resistance, which introduces a high-impedance path from the control terminal of the switching transistor to ground when the switch is closed.Type: ApplicationFiled: November 2, 2004Publication date: May 4, 2006Inventor: Ramin Farjad-rad
-
Publication number: 20060082399Abstract: A phase comparison of timing signals is made by combinational circuitry which receives the timing signals and a window signal, the window signal identifying edges of the timing signals to be compared. The comparison may result in a charge pumped output which can be fed back to control the phase of one of the timing signals. The phase comparator and charge pump circuit can be included in a multiplier circuitry in which the phase of an input signal is directly compared to the phase of an edge of the multiplied signal.Type: ApplicationFiled: August 30, 2005Publication date: April 20, 2006Applicant: Rambus, Inc.Inventors: William Dally, Ramin Farjad-Rad, Teva Stone, Xiaoying Yu, John Poulton
-
Publication number: 20060062341Abstract: A fast-locking clock-data recovery (CDR) system. The CDR system slews the phase of a sampling clock signal at a first slew rate in response to detecting an out-of-alignment condition between a first sampling clock signal and a data signal. Then, after exiting the out-of-alignment condition, the CDR system slews the phase of the sampling clock signal at a second, slower slew rate.Type: ApplicationFiled: December 17, 2004Publication date: March 23, 2006Inventors: John Edmondson, John Eble, Ramin Farjad-rad, Shadi Barakat
-
Publication number: 20050259726Abstract: An adaptive receiver equalizes incoming data expressed as a series of symbols, the degree of equalization being adjusted by some adaptive control logic. An amplitude detector samples the amplitude of the eye openings of incoming symbols and conveys the resulting measures of eye amplitude to the adaptive control logic. The control logic experiments with different equalization settings while monitoring the resulting eye amplitude to find the equalization setting that provides incoming data eyes of the highest amplitude. A data filter may be included to enable the amplitude detector only in response to particular incoming data patterns.Type: ApplicationFiled: September 10, 2004Publication date: November 24, 2005Inventor: Ramin Farjad-rad
-
Publication number: 20050258883Abstract: A wide-range multi-phase clock generator having a first clock generating circuit, a frequency divider circuit, and a plurality of multiplexers. The first clock generating circuit generates a plurality of first clock signals, each having a first frequency and a respective one of a plurality of different phase angles. The frequency divider circuit receives the plurality of first clock signals from the first clock generating circuit, and generates a plurality of second clock signals, each having a second frequency and a respective one of the plurality of different phase angles. The multiplexers each have a first input coupled to receive a respective one of the first clock signals and a second input coupled to receive a respective one of the second clock signals having substantially the same phase angle as the one of the first clock signals.Type: ApplicationFiled: December 1, 2004Publication date: November 24, 2005Inventors: Ramin Farjad-rad, John Poulton, John Eble, Thomas Greer, Robert Palmer
-
Publication number: 20050231291Abstract: An oscillating signal in an oscillator is caused to phase shift toward the phase of an input signal coupled to the oscillating signal. The resonant frequency of the oscillator is about equal to an integer multiple of the frequency of the input signal. The input signal may be generated in a pulse generator to have an input pulse duration less than or equal to that of the oscillating signal. The oscillator circuit may be used as a filter to filter pulse width variations or to filter jitter from a reference clock. The oscillator circuit may also serve as a buffer by amplifying the input signal. Phase interpolation can be obtained by coupling at least one input signal with at least one oscillating signal.Type: ApplicationFiled: February 11, 2005Publication date: October 20, 2005Applicant: Rambus Inc.Inventors: William Dally, Ramin Farjad-Rad, John Poulton, Thomas Greer, Hiok-Tiaq Ng, Teva Stone
-
Patent number: 6937073Abstract: A phase comparison of timing signals is made by combinational circuitry which receives the timing signals and a window signal, the window signal identifying edges of the timing signals to be compared. The comparison may result in a charge pumped output which can be fed back to control the phase of one of the timing signals. The phase comparator and charge pump circuit can be included in a multiplier circuitry in which the phase of an input signal is directly compared to the phase of an edge of the multiplied signal.Type: GrantFiled: May 4, 2001Date of Patent: August 30, 2005Assignee: Rambus Inc.Inventors: William J. Dally, Ramin Farjad-Rad, Teva J. Stone, Xiaoying Yu, John W. Poulton
-
Patent number: 6861916Abstract: An oscillating signal in an oscillator is caused to phase shift toward the phase of an input signal coupled to the oscillating signal. The resonant frequency of the oscillator is about equal to an integer multiple of the frequency of the input signal. The input signal may be generated in a pulse generator to have an input pulse duration less than or equal to that of the oscillating signal. The oscillator circuit may be used as a filter to filter pulse width variations or to filter jitter from a reference clock. The oscillator circuit may also serve as a buffer by amplifying the input signal. Phase interpolation can be obtained by coupling at least one input signal with at least one oscillating signal.Type: GrantFiled: July 9, 2003Date of Patent: March 1, 2005Assignee: Rambus Inc.Inventors: William J. Dally, Ramin Farjad-Rad, John W. Poulton, Thomas H. Greer, III, Hiok-Tiaq Ng, Teva J. Stone
-
Patent number: 6794946Abstract: A frequency monitor includes an edge detector which produces a pulse for each rising or falling edge of an error signal. The error signal itself has a frequency that is responsive to a difference between frequencies of two input signals. A switched capacitor circuit has an effective average resistance that depends on the rate or frequency of the edge detector output pulses. A capacitor holds a charge that depends on the effective average resistance of the resistive circuit. Finally, comparator produces an output based on the charge held by the capacitor. The comparator output indicates whether the difference between the two input signal frequencies is less than some predetermined amount. A selector, responsive to the comparator, selects from a data phase detector circuit and a frequency acquisition circuit to control an oscillator. The oscillator produces a clock signal at a sampling frequency, which is used by the detector circuit to receive data.Type: GrantFiled: May 22, 2001Date of Patent: September 21, 2004Inventor: Ramin Farjad-Rad
-
Publication number: 20040150453Abstract: A system for use with a multi-phase clock generator is disclosed. It should also be understood that the multiphase clock generator can be a phase lock loop (PLL), delay lock loop (DLL), or any other circuit capable of providing a multiphase clock. The system comprises at least two phase detectors coupled to the multi-phase clock generator for receiving component clock signals of the multi-phase clock generator, wherein at least some of the component clock signals are offset from each other in phase. Each of the phase detectors detects phase differences between pairs of component clock signals. The system includes a summer coupled to the at least two phase detectors for measuring the phase differences between the at least two phase detectors. The system includes at least one variable delay element for receiving the measured phase difference and for providing a delay which is proportional to an output value of the summer. The delay is used to reduce the phase differences.Type: ApplicationFiled: January 22, 2004Publication date: August 5, 2004Inventor: Ramin Farjad-rad
-
Publication number: 20040012453Abstract: An oscillating signal in an oscillator is caused to phase shift toward the phase of an input signal coupled to the oscillating signal. The resonant frequency of the oscillator is about equal to an integer multiple of the frequency of the input signal. The input signal may be generated in a pulse generator to have an input pulse duration less than or equal to that of the oscillating signal. The oscillator circuit may be used as a filter to filter pulse width variations or to filter jitter from a reference clock. The oscillator circuit may also serve as a buffer by amplifying the input signal. Phase interpolation can be obtained by coupling at least one input signal with at least one oscillating signal.Type: ApplicationFiled: July 9, 2003Publication date: January 22, 2004Applicant: Velio Communications, Inc.Inventors: William J. Dally, Ramin Farjad-Rad, John W. Poulton, Thomas H. Greer, Hiok-Tiaq Ng, Teva J. Stone
-
Patent number: 6617936Abstract: An oscillating signal in an oscillator is caused to phase shift toward the phase of an input signal coupled to the oscillating signal. The resonant frequency of the oscillator is about equal to an integer multiple of the frequency of the input signal. The input signal may be generated in a pulse generator to have an input pulse duration less than or equal to that of the oscillating signal. The oscillator circuit may be used as a filter to filter pulse width variations or to filter jitter from a reference clock. The oscillator circuit may also serve as a buffer by amplifying the input signal. Phase interpolation can be obtained by coupling at least one input signal with at least one oscillating signal.Type: GrantFiled: June 22, 2001Date of Patent: September 9, 2003Assignee: Velio Communications, Inc.Inventors: William J. Dally, Ramin Farjad-Rad, John W. Poulton, Thomas H. Greer, III, Hiok-Tiaq Ng, Teva J. Stone
-
Publication number: 20030086339Abstract: A clock recovery circuit includes a sampler for sampling a data signal. Logic determines whether a data edge lags or precedes a clock edge which drives the sampler, and provides early and late indications. A filter filters the early and late indications, and a phase controller adjusts the phase of the clock based on the filtered indications. Based on the filtered indications, a frequency estimator estimates the frequency difference between the data and clock, providing an input to the phase controller to further adjust the phase so as to continually correct for the frequency difference.Type: ApplicationFiled: June 21, 2002Publication date: May 8, 2003Applicant: Velio Communications, Inc.Inventors: William J. Dally, John H. Edmondson, Ramin Farjad-Rad
-
Patent number: 6476656Abstract: The timing circuit includes at least one delay element and its supply voltage is obtained from an active current source. The current source is a current mirror which is driven by a differential amplifier. The differential amplifier compares a voltage on the delay element supply line to a voltage on a current control node connected to a voltage controlled current source. An RC compensating circuit may be coupled to the current control node.Type: GrantFiled: August 9, 2001Date of Patent: November 5, 2002Assignee: Velio Communications, Inc.Inventors: William J. Dally, Ramin Farjad-Rad, Teva J. Stone, Xiaoying Yu, John W. Poulton