Patents by Inventor Ramin Ghodsi
Ramin Ghodsi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11749349Abstract: Memory including an array of memory cells might include an input buffer having calibration circuitry, a first input, a second input, and an output; and calibration logic having an input selectively connected to the output of the input buffer and comprising an output connected to the calibration circuitry, wherein the calibration logic is configured to cause the memory to determine whether the input buffer exhibits offset while a particular voltage level is applied to the first and second inputs of the input buffer, and, in response to determining that the selected input buffer exhibits offset, apply an adjustment to the calibration circuitry while the particular voltage level is applied to the first and second inputs until a logic level of the output of the selected input buffer transitions.Type: GrantFiled: July 26, 2022Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Qiang Tang, Ramin Ghodsi
-
Publication number: 20230215489Abstract: The application relates to an architecture that allows for less precision of demarcation read voltages by combining two physical memory cells into a single logical bit. Reciprocal binary values may be written into the two memory cells that make up a memory pair. When activated using bias circuitry and address decoders the memory cell pair creates current paths having currents that may be compared to detect a differential signal. The application is also directed to writing and reading memory cell pairs.Type: ApplicationFiled: March 10, 2023Publication date: July 6, 2023Inventors: Joseph Michael McCrate, Robert John Gleixner, Hari Giduturi, Ramin Ghodsi
-
Patent number: 11605418Abstract: The application relates to an architecture that allows for less precision of demarcation read voltages by combining two physical memory cells into a single logical bit. Reciprocal binary values may be written into the two memory cells that make up a memory pair. When activated using bias circuitry and address decoders the memory cell pair creates current paths having currents that may be compared to detect a differential signal. The application is also directed to writing and reading memory cell pairs.Type: GrantFiled: October 26, 2020Date of Patent: March 14, 2023Assignee: Micron Technology, Inc.Inventors: Joseph Michael McCrate, Robert John Gleixner, Hari Giduturi, Ramin Ghodsi
-
Patent number: 11568940Abstract: Memory having a controller configured to cause the memory to determine a respective raw data value of a plurality of possible raw data values for each memory cell of a plurality of memory cells, count occurrences of each raw data value for a first set of memory cells of the plurality of memory cells, store a cumulative number of occurrences for each raw data value, determine a plurality of valleys of the stored cumulative number of occurrences for each raw data value with each valley corresponding to a respective raw data value of the plurality of possible raw data values, and, for each memory cell of a second set of memory cells of the plurality of memory cells, determine a data value for that memory cell in response to the raw data value for that memory cell and the respective raw data values of the plurality of valleys.Type: GrantFiled: August 23, 2021Date of Patent: January 31, 2023Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Luca De Santis, Ramin Ghodsi
-
Patent number: 11508447Abstract: Memories might include a plurality of strings of memory cells, a plurality of access lines each connected to the strings of memory cells, and a controller configured to cause the memory to determine a particular voltage level applied to each of the access lines that is deemed to activate each memory cell of a first subset of the strings of series-connected memory cells programmed to store respective data states that are each lower than or equal to a first data state of a plurality of data states, apply the particular voltage level to a particular access line of the plurality of access lines, and for each memory cell connected to the particular access line that is contained in a second subset of the strings of series-connected memory cells, determine whether that memory cell is deemed to be activated while applying the particular voltage level to the particular access line.Type: GrantFiled: June 10, 2021Date of Patent: November 22, 2022Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Ramin Ghodsi
-
Publication number: 20220359014Abstract: Memory including an array of memory cells might include an input buffer having calibration circuitry, a first input, a second input, and an output; and calibration logic having an input selectively connected to the output of the input buffer and comprising an output connected to the calibration circuitry, wherein the calibration logic is configured to cause the memory to determine whether the input buffer exhibits offset while a particular voltage level is applied to the first and second inputs of the input buffer, and, in response to determining that the selected input buffer exhibits offset, apply an adjustment to the calibration circuitry while the particular voltage level is applied to the first and second inputs until a logic level of the output of the selected input buffer transitions.Type: ApplicationFiled: July 26, 2022Publication date: November 10, 2022Applicant: MICRON TECHNOLOGY, INC.Inventors: Qiang Tang, Ramin Ghodsi
-
Publication number: 20220359033Abstract: A memory device includes a content addressable memory (CAM) block storing a plurality of stored search keys. The memory device further includes control logic that determines a first number of memory cells in at least one string of the CAM block storing one of the plurality of stored search keys, the first number of memory cells storing a first logical value, and stores a calculated parity value representing the first number of memory cells in a page cache associated with the CAM block. The control logic further reads stored parity data from one or more memory cells in the at least one string, the one or more memory cells connected to one or more additional wordlines in the CAM block, and compares the calculated parity value to the stored parity data to determine whether an error is present in the one of the plurality of stored search keys in the CAM block.Type: ApplicationFiled: April 26, 2022Publication date: November 10, 2022Inventors: Tomoko Ogura Iwasaki, Manik Advani, Ramin Ghodsi
-
Patent number: 11410730Abstract: Memory including an array of memory cells might include an input buffer having calibration circuitry, a first input, a second input, and an output; and calibration logic having an input selectively connected to the output of the input buffer and comprising an output connected to the calibration circuitry, wherein the calibration logic is configured to cause the memory to determine whether the input buffer exhibits offset while a particular voltage level is applied to the first and second inputs of the input buffer, and, in response to determining that the selected input buffer exhibits offset, apply an adjustment to the calibration circuitry while the particular voltage level is applied to the first and second inputs until a logic level of the output of the selected input buffer transitions.Type: GrantFiled: November 12, 2020Date of Patent: August 9, 2022Assignee: Micron Technology, Inc.Inventors: Qiang Tang, Ramin Ghodsi
-
Publication number: 20220130447Abstract: Embodiments relate to an architecture that allows for less precision of demarcation read voltages by combining two physical memory cells into a single logical bit. Reciprocal binary values may be written into the two memory cells that make up a memory pair. When activated using bias circuitry and address decoders the memory cell pair creates current paths having currents that may be compared to detect a differential signal. Embodiments are directed to writing and reading memory cell pairs.Type: ApplicationFiled: October 26, 2020Publication date: April 28, 2022Inventors: Joseph Michael McCrate, Robert John Gleixner, Hari Giduturi, Ramin Ghodsi
-
Patent number: 11210011Abstract: The present disclosure includes apparatuses and methods for memory system data management. A number of embodiments include writing data from a host to a buffer in the memory system, receiving, at the buffer, a notification from a memory device in the memory system that the memory device is ready to receive data, sending at least a portion of the data from the buffer to the memory device, and writing the portion of the data to the memory device.Type: GrantFiled: November 22, 2019Date of Patent: December 28, 2021Assignee: Micron Technology, Inc.Inventor: Ramin Ghodsi
-
Publication number: 20210383876Abstract: Memory having a controller configured to cause the memory to determine a respective raw data value of a plurality of possible raw data values for each memory cell of a plurality of memory cells, count occurrences of each raw data value for a first set of memory cells of the plurality of memory cells, store a cumulative number of occurrences for each raw data value, determine a plurality of valleys of the stored cumulative number of occurrences for each raw data value with each valley corresponding to a respective raw data value of the plurality of possible raw data values, and, for each memory cell of a second set of memory cells of the plurality of memory cells, determine a data value for that memory cell in response to the raw data value for that memory cell and the respective raw data values of the plurality of valleys.Type: ApplicationFiled: August 23, 2021Publication date: December 9, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: Tommaso Vali, Luca De Santis, Ramin Ghodsi
-
Patent number: 11145370Abstract: Apparatuses and methods for segmented SGS lines are described. An example apparatus includes a plurality of memory subblocks, a plurality of first select gate control lines, each first select gate control line of the plurality of first select gate control lines configured to couple a memory subblock of the plurality of memory subblocks to a signal line, and a second select gate control line configured to couple the plurality of memory subblocks to a source line.Type: GrantFiled: October 8, 2020Date of Patent: October 12, 2021Assignee: Micron Technology, Inc.Inventors: Feng Pan, Jaekwan Park, Ramin Ghodsi
-
Publication number: 20210304829Abstract: Memories might include a plurality of strings of memory cells, a plurality of access lines each connected to the strings of memory cells, and a controller configured to cause the memory to determine a particular voltage level applied to each of the access lines that is deemed to activate each memory cell of a first subset of the strings of series-connected memory cells programmed to store respective data states that are each lower than or equal to a first data state of a plurality of data states, apply the particular voltage level to a particular access line of the plurality of access lines, and for each memory cell connected to the particular access line that is contained in a second subset of the strings of series-connected memory cells, determine whether that memory cell is deemed to be activated while applying the particular voltage level to the particular access line.Type: ApplicationFiled: June 10, 2021Publication date: September 30, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: Tommaso Vali, Ramin Ghodsi
-
Patent number: 11107536Abstract: Memory having a controller configured to cause the memory to determine a plurality of activation voltage levels for the plurality of memory cells, determine a plurality of activation voltage level distributions based on a subset of the plurality of activation voltage levels with each of the activation voltage level distributions corresponding to a respective first subset of memory cells of a plurality of first subsets of memory cells of the plurality of memory cells, determine a plurality of transition voltage levels based on the plurality of activation voltage level distributions, and assign a respective data state of a plurality of data states to each memory cell of a second subset of memory cells of the plurality of memory cells based on the determined activation voltage of that memory cell and the determined plurality of transition voltage levels.Type: GrantFiled: June 30, 2020Date of Patent: August 31, 2021Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Luca De Santis, Ramin Ghodsi
-
Patent number: 11056201Abstract: Memory might include a plurality of strings of memory cells, a plurality of access lines each connected to the strings of memory cells, and a controller configured to cause the memory to increase a voltage level applied to each of the access lines, determine a particular voltage level at which each memory cell of a first set of strings of memory cells is deemed to be activated while increasing the voltage level applied to the access lines, decrease the voltage level applied to a particular access line without decreasing the voltage level applied to each remaining access line, and, for each memory cell connected to the particular access line and contained in a second set of strings of memory cells, determine whether that memory cell is deemed to be activated while applying the particular voltage level to the particular access line.Type: GrantFiled: November 11, 2020Date of Patent: July 6, 2021Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Ramin Ghodsi
-
Publication number: 20210166761Abstract: Apparatuses and methods for segmented SGS lines are described. An example apparatus includes a plurality of memory subblocks, a plurality of first select gate control lines, each first select gate control line of the plurality of first select gate control lines configured to couple a memory subblock of the plurality of memory subblocks to a signal line, and a second select gate control line configured to couple the plurality of memory subblocks to a source line.Type: ApplicationFiled: October 8, 2020Publication date: June 3, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: FENG PAN, JAEKWAN PARK, RAMIN GHODSI
-
Publication number: 20210065807Abstract: Memory including an array of memory cells might include an input buffer having calibration circuitry, a first input, a second input, and an output; and calibration logic having an input selectively connected to the output of the input buffer and comprising an output connected to the calibration circuitry, wherein the calibration logic is configured to cause the memory to determine whether the input buffer exhibits offset while a particular voltage level is applied to the first and second inputs of the input buffer, and, in response to determining that the selected input buffer exhibits offset, apply an adjustment to the calibration circuitry while the particular voltage level is applied to the first and second inputs until a logic level of the output of the selected input buffer transitions.Type: ApplicationFiled: November 12, 2020Publication date: March 4, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: Qiang Tang, Ramin Ghodsi
-
Publication number: 20210065825Abstract: Memory might include a plurality of strings of memory cells, a plurality of access lines each connected to the strings of memory cells, and a controller configured to cause the memory to increase a voltage level applied to each of the access lines, determine a particular voltage level at which each memory cell of a first set of strings of memory cells is deemed to be activated while increasing the voltage level applied to the access lines, decrease the voltage level applied to a particular access line without decreasing the voltage level applied to each remaining access line, and, for each memory cell connected to the particular access line and contained in a second set of strings of memory cells, determine whether that memory cell is deemed to be activated while applying the particular voltage level to the particular access line.Type: ApplicationFiled: November 11, 2020Publication date: March 4, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: Tommaso Vali, Ramin Ghodsi
-
Patent number: 10854301Abstract: Apparatuses and methods for reducing read disturb are described herein. An example apparatus may include a first memory subblock including a first select gate drain (SGD) switch and a first select gate source (SGS) switch, a second memory subblock including a second SGD switch and a second SGS switch, and an access line associated with the first and second memory subblocks. The apparatus may include a control unit configured to enable the first and second SGD switches and the first and second SGS switches during a first portion of a read operation and to provide a first voltage on the access line during the first portion. The control unit may be configured to disable the first SGD switch and the first SGS switches during a second portion of the read operation and to provide a second voltage on the access line during the second portion.Type: GrantFiled: November 6, 2018Date of Patent: December 1, 2020Assignee: Micron Technology, Inc.Inventors: Feng Pan, Ramin Ghodsi, Qiang Tang
-
Patent number: 10854303Abstract: Methods of operating a memory, as well as memory configured to perform such methods, might include determining a plurality of read voltages for a read operation during a precharge phase of the read operation, determining a pass voltage for the read operation during the precharge phase of the read operation, applying the pass voltage to each unselected access line of a plurality of access lines, and, for each read voltage of the plurality of read voltages, applying that read voltage to a selected access line of the plurality of access lines and sensing a data state of a memory cell connected to the selected access line.Type: GrantFiled: June 23, 2020Date of Patent: December 1, 2020Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Ramin Ghodsi