Patents by Inventor Raymond Albert Fillion
Raymond Albert Fillion has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080313894Abstract: A method is provided for making an interconnect structure. The method includes applying a low-temperature removable layer and adhesive layer to an electronic device or to a base insulative layer; and securing the electronic device to the base insulative layer using the adhesive layer.Type: ApplicationFiled: June 21, 2007Publication date: December 25, 2008Applicant: GENERAL ELECTRIC COMPANYInventors: Raymond Albert Fillion, Ryan Christopher Mills
-
Publication number: 20080314867Abstract: A method for making an interconnect structure includes applying a first metal layer to an electronic device, wherein the electronic device comprises at least one I/O contact and the first metal layer is located on a surface of the I/O contact; applying a removable layer to the electronic device. The removable layer is adjacent to the first metal layer. An adhesive layer is applied to the electronic device or to a base insulative layer. The electronic device is secured to the base insulative layer using the adhesive layer. The first metal layer and removable layer are disposed between the electronic device and the base insulative layer.Type: ApplicationFiled: April 2, 2008Publication date: December 25, 2008Applicant: GENERAL ELECTRIC COMPANYInventors: Charles Gerard Woychik, Raymond Albert Fillion
-
Publication number: 20080318055Abstract: An electronic component includes a base insulative layer having a first surface and a second surface; an electronic device having a first surface and a second surface, and the electronic device being secured to the base insulative layer; an adhesive layer disposed between the first surface of the electronic device and the second surface of the base insulative layer; and a removable layer disposed between the first surface of the electronic device and the second surface of the base insulative layer. The base insulative layer secures to the electronic device through the removable layer. The removable layer is capable of releasing the base insulative layer from the electronic device. The removal may be done without damage to a predetermined part of the electronic component.Type: ApplicationFiled: June 21, 2007Publication date: December 25, 2008Applicant: GENERAL ELECTRIC COMPANYInventors: Raymond Albert Fillion, David Richard Esler, Jeffrey Scott Erlbaum, Ryan Christopher Mills, Charles Gerard Woychik
-
Publication number: 20080305582Abstract: A semiconductor chip packaging structure is fabricated by using a dielectric film with two surfaces, and a power semiconductor chip with an active surface having contact pads. An adhesive layer is used to connect the first surface of the dielectric film and the active surface of the power semiconductor chip. A patterned electrically conductive layer is formed adjacent to the second surface of the film, extending through holes in the film to the contact pads.Type: ApplicationFiled: August 28, 2007Publication date: December 11, 2008Applicant: GENERAL ELECTRICInventors: Raymond Albert Fillion, Richard Alfred Beaupre, Ahmed Elasser, Robert John Wojnarowski, Charles Steven Korman
-
Patent number: 7303947Abstract: A FET includes elongated, mutually parallel source regions separated by gate and drain regions. Conductive bridges extend over the gate and drain regions and not in electrical contact therewith to electrically and thermally interconnect the sources. A layer of dielectric is applied over surfaces, and an aperture is defined over the bridges. A thick layer of metal is applied over and in thermal and electrical contact with the bridges. Electrical and thermal connections can be made to the thick metal.Type: GrantFiled: July 13, 2005Date of Patent: December 4, 2007Assignee: Lockheed Martin CorporationInventors: Peter N. Bronecke, Raymond Albert Fillion, Joshua Isaac Wright, Jesse Berkley Tucker, Laura Jean Meyer
-
Patent number: 7262444Abstract: A semiconductor chip packaging structure comprising a dielectric film having one or more through holes aligned with the one or more contact pads of at least one power semiconductor chip. A patterned electrically conductive layer adjacent to the dielectric film has one or more electrically conductive posts which extend through the one or more though holes aligned with the contact pads to electrically couple the conductive layer to the contact pads. In certain embodiments, one or more air gaps may be formed between the dielectric film and the active surface of the at least one power semiconductor chip. Methods for fabricating the semiconductor chip packaging structure are also disclosed.Type: GrantFiled: August 17, 2005Date of Patent: August 28, 2007Assignee: General Electric CompanyInventors: Raymond Albert Fillion, Richard Alfred Beaupre, Ahmed Elasser, Robert John Wojnarowski, Charles Steven Korman
-
Patent number: 6933813Abstract: An interconnection structure includes: a dielectric layer; a first metallization pattern on the dielectric layer, the first metallization pattern including at least one etch stop having a perimeter defining at least one etch stop opening; a cured adhesive on a portion of the dielectric layer, the adhesive not present in an area aligned with the at least one etch stop; and at least one electrical device being attached to the dielectric layer by the adhesive such that an active area of the at least one electrical device is aligned with the etch stop perimeter. The active area of the at least one electrical device may further be aligned with at least one predetermined area defined by an optional additional portion of cured adhesive, the additional portion of the cured adhesive being adhesively attached to the dielectric layer and not adhesively attached to the at least one electrical device.Type: GrantFiled: November 12, 2003Date of Patent: August 23, 2005Assignee: General Electric CompanyInventors: William Edward Burdick, Jr., James Wilson Rose, Kevin Matthew Durocher, Raymond Albert Fillion
-
Publication number: 20040099947Abstract: An interconnection structure includes: a dielectric layer; a first metallization pattern on the dielectric layer, the first metallization pattern including at least one etch stop having a perimeter defining at least one etch stop opening; a cured adhesive on a portion of the dielectric layer, the adhesive not present in an area aligned with the at least one etch stop; and at least one electrical device being attached to the dielectric layer by the adhesive such that an active area of the at least one electrical device is aligned with the etch stop perimeter. The active area of the at least one electrical device may further be aligned with at least one predetermined area defined by an optional additional portion of cured adhesive, the additional portion of the cured adhesive being adhesively attached to the dielectric layer and not adhesively attached to the at least one electrical device.Type: ApplicationFiled: November 12, 2003Publication date: May 27, 2004Inventors: William Edward Burdick, James Wilson Rose, Kevin Matthew Durocher, Raymond Albert Fillion
-
Patent number: 6671948Abstract: An interconnection structure includes: a dielectric layer; a first metallization pattern on the dielectric layer, the first metallization pattern including at least one etch stop having a perimeter defining at least one etch stop opening; a cured adhesive on a portion of the dielectric layer, the adhesive not present in an area aligned with the at least one etch stop; and at least one electrical device being attached to the dielectric layer by the adhesive such that an active area of the at least one electrical device is aligned with the etch stop perimeter. The active area of the at least one electrical device may further be aligned with at least one predetermined area defined by an optional additional portion of cured adhesive, the additional portion of the cured adhesive being adhesively attached to the dielectric layer and not adhesively attached to the at least one electrical device.Type: GrantFiled: December 18, 2000Date of Patent: January 6, 2004Assignee: General Electric CompanyInventors: William Edward Burdick, Jr., James Wilson Rose, Kevin Matthew Durocher, Raymond Albert Fillion
-
Publication number: 20030057515Abstract: One type of electronic interface structure includes a base; at least one elastomeric island supported by the base; and patterned metallization overlying the at least one elastomeric island and including at least one floating pad at least partially overlying the at least one elastomeric island. Another type of electronic interface structure includes a base; a first dielectric layer overlying the base and having at least one first dielectric layer opening therein; a second dielectric layer overlying the first dielectric layer; and patterned metallization overlying the second dielectric layer and including at least one floating pad at least partially overlying the at least one opening.Type: ApplicationFiled: November 5, 2002Publication date: March 27, 2003Inventors: Raymond Albert Fillion, Robert John Wojnarowski, Ronald Frank Kolc
-
Patent number: 6507113Abstract: One type of electronic interface structure includes a base; at least one elastomeric island supported by the base; and patterned metallization overlying the at least one elastomeric island and including at least one floating pad at least partially overlying the at least one elastomeric island. Another type of electronic interface structure includes a base; a first dielectric layer overlying the base and having at least one first dielectric layer opening therein; a second dielectric layer overlying the first dielectric layer; and patterned metallization overlying the second dielectric layer and including at least one floating pad at least partially overlying the at least one opening.Type: GrantFiled: November 19, 1999Date of Patent: January 14, 2003Assignee: General Electric CompanyInventors: Raymond Albert Fillion, Robert John Wojnarowski, Ronald Frank Kolc
-
Publication number: 20020075107Abstract: An interconnection structure includes: a dielectric layer; a first metallization pattern on the dielectric layer, the first metallization pattern including at least one etch stop having a perimeter defining at least one etch stop opening; a cured adhesive on a portion of the dielectric layer, the adhesive not present in an area aligned with the at least one etch stop; and at least one electrical device being attached to the dielectric layer by the adhesive such that an active area of the at least one electrical device is aligned with the etch stop perimeter. The active area of the at least one electrical device may further be aligned with at least one predetermined area defined by an optional additional portion of cured adhesive, the additional portion of the cured adhesive being adhesively attached to the dielectric layer and not adhesively attached to the at least one electrical device.Type: ApplicationFiled: December 18, 2000Publication date: June 20, 2002Inventors: William Edward Burdick, James Wilson Rose, Kevin Matthew Durocher, Raymond Albert Fillion
-
Patent number: 6396153Abstract: One method for packaging at least one circuit chip includes: providing an interconnect layer including insulative material having a first side and a second side, initial metallization patterned on second side metallized portions of the second side and not on second side non-metallized portions of the second side, at least one substrate via extending from the first side to one of the second side metallized portions, and at least one chip via extending from the first side to one of the second side non-metallized portions; positioning the at least one circuit chip on the second side with at least one chip pad of the at least one circuit chip being aligned with the at least one chip via; and patterning connection metallization on selected portions of the first side of the interconnect layer and in the vias so as to extend to the at least one second side metallized portion and to the at least one chip pad.Type: GrantFiled: January 25, 2001Date of Patent: May 28, 2002Assignee: General Electric CompanyInventors: Raymond Albert Fillion, Ernest Wayne Balch, Ronald Frank Kolc, William Edward Burdick, Jr., Robert John Wojnarowski, Leonard Richard Douglas, Thomas Bert Gorczyca
-
Patent number: 6306680Abstract: A power semiconductor device package includes at least one power semiconductor device mounted onto at least one electrically and thermally conductive spacer having an upper end surface bonded to a back surface of the device; a substrate of hardened substrate molding material surrounding the semiconductor device and the spacer except for an active major surface of the device and an lower end surface of the spacer, a dielectric film overlying the device active major surface and a top side of the substrate, the dielectric layer having a plurality of holes aligned with predetermined ones of the contact pads; a top side patterned metal layer on the dielectric film including portions extending into the holes electrically and thermally connected to contact pads of the device; and a backside metal layer on a substrate bottom side electrically and thermally connected to the spacer lower end surface.Type: GrantFiled: February 22, 1999Date of Patent: October 23, 2001Assignee: General Electric CompanyInventors: Raymond Albert Fillion, Barry Scott Whitmore, Charles Steven Korman, Albert Andreas Maria Esser
-
Publication number: 20010009779Abstract: One method for packaging at least one circuit chip includes: providing an interconnect layer including insulative material having a first side and a second side, initial metallization patterned on second side metallized portions of the second side and not on second side non-metallized portions of the second side, at least one substrate via extending from the first side to one of the second side metallized portions, and at least one chip via extending from the first side to one of the second side non-metallized portions; positioning the at least one circuit chip on the second side with at least one chip pad of the at least one circuit chip being aligned with the at least one chip via; and patterning connection metallization on selected portions of the first side of the interconnect layer and in the vias so as to extend to the at least one second side metallized portion and to the at least one chip pad.Type: ApplicationFiled: January 25, 2001Publication date: July 26, 2001Inventors: Raymond Albert Fillion, Ernest Wayne Balch, Ronald Frank Kolc, William Edward Burdick, Robert John Wojnarowski, Leonard Richard Douglas, Thomas Bert Gorczyca
-
Patent number: 6242282Abstract: One method for packaging at least one circuit chip includes: providing an interconnect layer including insulative material having a first side and a second side, initial metallization patterned on second side metallized portions of the second side and not on second side non-metallized portions of the second side, at least one substrate via extending from the first side to one of the second side metallized portions, and at least one chip via extending from the first side to one of the second side non-metallized portions; positioning the at least one circuit chip on the second side with at least one chip pad of the at least one circuit chip being aligned with the at least one chip via; and patterning connection metallization on selected portions of the first side of the interconnect layer and in the vias so as to extend to the at least one second side metallized portion and to the at least one chip pad.Type: GrantFiled: October 4, 1999Date of Patent: June 5, 2001Assignee: General Electric CompanyInventors: Raymond Albert Fillion, Ernest Wayne Balch, Ronald Frank Kolc, William Edward Burdick, Jr., Robert John Wojnarowski, Leonard Richard Douglas, Thomas Bert Gorczyca
-
Patent number: 6239482Abstract: An integrated circuit package includes at least one integrated circuit element coupled to a polymer film; a window frame coupled to the polymer film and surrounding the at least one integrated circuit element; and encapsulant material positioned between the at least one integrated circuit element and the window frame.Type: GrantFiled: June 21, 1999Date of Patent: May 29, 2001Assignee: General Electric CompanyInventors: Raymond Albert Fillion, William Edward Burdick, Jr., Ronald Frank Kolc, James Wilson Rose, Glenn Scott Claydon
-
Patent number: 6239980Abstract: A circuit design is logically partitioned into a plurality of blocks. As a first hierarchial assembly level, the blocks are fabricated as individual submodules each including at least one electronic component with component connection pads on a top surface, and a first interconnect structure including at least one interconnect layer bonded to the top surfaces, and interconnecting selected ones of the component connection pads. Submodule connection pads are provided on upper surfaces of the submodules. As a second hierarchial assembly level, a second interconnect structure is bonded to the upper surfaces and interconnects selected ones of the submodule connection pads.Type: GrantFiled: August 31, 1998Date of Patent: May 29, 2001Assignee: General Electric CompanyInventors: Raymond Albert Fillion, Wolfgang Daum, Ronald Frank Kolc, Donald William Kuk, Rob Ert John Wojnarowski
-
Patent number: 5946546Abstract: A burn-in frame having at least one window and including resistors having resistor pads is situated on a flexible layer, and at least one integrated circuit chip having chip pads is situated in the at least one window. Via openings are formed in the flexible layer to extend to the chip pads and the resistor pads. A pattern of electrical conductors is applied over the flexible layer and extending into the vias. The at least one integrated circuit chip is burned in. The burn-in frame may further include fuses, frame contacts, and voltage bias tracks. After burning in the at least one integrated circuit chip, the chip pads can be electrically isolated and the at least one integrated circuit chip can be tested. This method can also be used to burn-in and test multichip modules.Type: GrantFiled: December 22, 1998Date of Patent: August 31, 1999Assignee: General Electric Co.Inventors: Raymond Albert Fillion, William Edward Burdick, Jr.
-
Patent number: 5888837Abstract: A burn-in frame having at least one window and including resistors having resistor pads is situated on a flexible layer, and at least one integrated circuit chip having chip pads is situated in the at least one window. Via openings are formed in the flexible layer to extend to the chip pads and the resistor pads. A pattern of electrical conductors is applied over the flexible layer and extending into the vias. The at least one integrated circuit chip is burned in. The burn-in frame may further include fuses, frame contacts, and voltage bias tracks. After burning in the at least one integrated circuit chip, the chip pads can be electrically isolated and the at least one integrated circuit chip can be tested. This method can also be used to burn-in and test multichip modules.Type: GrantFiled: April 16, 1996Date of Patent: March 30, 1999Assignee: General Electric CompanyInventors: Raymond Albert Fillion, William Edward Burdick, Jr.