Patents by Inventor Richard Roy

Richard Roy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 9804851
    Abstract: A data processing system is provided with processing circuitry as well as a bank of 64-bit registers. An instruction decoder decodes arithmetic instructions and logical instruction specifying arithmetic operations and logical operations to be performed upon operands stored within the 64-bit registers. The instruction decoder is responsive to an operand size field SF within the arithmetic instructions and the logical instructions specifying whether the operands are 64-bit operands or 32-bit operands where all of the operands are 64-bit operands or all of the operands are 32-bit operands. If a switch is made to a lower exception level, then a check is made as to whether or not a register being used was previously subject to a 64-bit write to that register. If such a 64-bit write had previously taken place, then the upper 32-bits are flushed so as to avoid data leakage from the higher exception level.
    Type: Grant
    Filed: March 14, 2011
    Date of Patent: October 31, 2017
    Assignee: ARM LIMITED
    Inventors: Richard Roy Grisenthwaite, David James Seal, Philippe Jean-Pierre Raphalen, Lee Douglas Smith
  • Patent number: 9760374
    Abstract: A data processing system 2 includes a stack pointer register 26, 28, 30, 32 storing a stack pointer value for use in stack access operations to a stack data store 44, 46, 48, 50. Stack alignment checking circuitry 36 which is selectively disabled may be provided to check memory address alignment of the stack pointer value associated with a stack memory access. The action of the stack alignment checking circuitry 36 is independent of any further other alignment checking performed in respect of all memory accesses. Thus, general alignment checking circuitry 38 may be provided and independently selectively disabled in respect of any memory access.
    Type: Grant
    Filed: June 28, 2011
    Date of Patent: September 12, 2017
    Assignee: ARM Limited
    Inventor: Richard Roy Grisenthwaite
  • Patent number: 9753724
    Abstract: A data processing apparatus, method and computer program that perform an operation on one data element such as a register and conditionally select either that register or a further register on which no operation has been performed. The apparatus includes an instruction decoder configured to decode at least one conditional select instruction specifying a primary source register, a secondary source register, a destination register, a condition, and an operation to be performed on a data element from the secondary source register. Data processing operations are controlled by the instruction decoder and the data processor is responsive to the decoded at least one conditional select instruction where the condition does not have the predetermined outcome to form the resultant data element from the data element from the primary register and to store the resultant data element in the destination register.
    Type: Grant
    Filed: September 23, 2011
    Date of Patent: September 5, 2017
    Assignee: ARM Limited
    Inventors: Simon John Craske, Richard Roy Grisenthwaite, Nigel John Stephens
  • Patent number: 9747052
    Abstract: A processor is provided with a first memory protection unit applying a first set of permissions and a second memory protection unit applying a second set of permissions. A memory access will only be permitted if both the first set of permissions and the second set of permissions are satisfied. The processor also includes a memory management unit which serves to translate from virtual addresses VA to physical addresses PA. A selectable one of the first memory protection unit and the memory management unit is active at any given time under control of a selection bit set by a hypervisor program executing at an exception level with higher privilege than the exception level at which the guest operating systems execute.
    Type: Grant
    Filed: February 5, 2013
    Date of Patent: August 29, 2017
    Assignee: ARM Limited
    Inventors: Richard Roy Grisenthwaite, Simon John Craske, Anthony John Goodacre
  • Patent number: 9746893
    Abstract: Methods, systems, and apparatus, including computer programs encoded on a computer storage medium, for identifying, for each of multiple circuits of an electrical device, a discharge time that indicates an amount of time previously taken for a voltage level of the circuit to decrease from a normal operating voltage to a specified voltage level after power was removed from the circuit. A delay time period is determined for the electrical device based on each discharge time. A command is received to cycle power to one or more components of the electrical device. In response to receiving the command, power is removed from the circuits for an amount of time that corresponds to the delay time period and power is restored to the circuits in response to the amount of time lapsing.
    Type: Grant
    Filed: October 28, 2014
    Date of Patent: August 29, 2017
    Assignee: Google Inc.
    Inventors: Gregory Sizikov, Richard Roy
  • Patent number: 9727343
    Abstract: Processing circuitry has a plurality of exception states for handling exception events, the exception states including a base level exception state and at least one further level exception state. Each exception state has a corresponding stack pointer indicating the location within the memory of a corresponding stack data store. When the processing circuitry is in the base level exception state, stack pointer selection circuitry selects the base level stack pointer as a current stack pointer indicating a current stack data store for use by the processing circuitry. When the processing circuitry is a further exception state, the stack pointer selection circuitry selects either the base level stack pointer or the further level stack pointer corresponding to the current further level exception state as a current stack pointer.
    Type: Grant
    Filed: July 1, 2015
    Date of Patent: August 8, 2017
    Assignee: ARM Limited
    Inventor: Richard Roy Grisenthwaite
  • Publication number: 20170220478
    Abstract: An apparatus for processing data and a method of data processing are provided. A processor core in the apparatus performs data processing operations in response to a sequence of instructions, including write operations which write data items to a non-volatile memory. A write-back cache stores local copies of the data items retrieved from the memory and written to the memory by the processor core. A storage unit is provided which stores indications of the write operations initiated by the processor core and the processor core is configured to respond to an end instruction by causing the local copies of data items which are the subject of the write operations by the processor core, and for which an indication is stored in the storage unit, to be cleaned from the write-back cache to the memory. The indications of the write operations stored in the storage unit are then cleared.
    Type: Application
    Filed: June 23, 2015
    Publication date: August 3, 2017
    Inventors: Ali Ghassan SAIDI, Richard Roy GRISENTHWAITE
  • Patent number: 9703966
    Abstract: A data processing system includes a single instruction multiple data register file and single instruction multiple processing circuitry. The single instruction multiple data processing circuitry supports execution of cryptographic processing instructions for performing parts of a hash algorithm. The operands are stored within the single instruction multiple data register file. The cryptographic support instructions do not follow normal lane-based processing and generate output operands in which the different portions of the output operand depend upon multiple different elements within the input operand.
    Type: Grant
    Filed: July 7, 2015
    Date of Patent: July 11, 2017
    Assignee: ARM LIMITED
    Inventors: Matthew James Horsnell, Richard Roy Grisenthwaite, Stuart David Biles, Daniel Kershaw
  • Patent number: 9681988
    Abstract: A method is disclosed for clearing effusion from an ear. The method may include applying liquid to an ear canal, which is proximal to a perforated tympanic membrane, which is proximal to a middle ear containing effusion, applying an ear device to seal and pressurize the liquid inside the ear canal, the ear device regulating the amount of pressure inside the ear canal, and inducing a Eustachian tube, which is distal to the middle ear, to open, which causes the fluid to displace the effusion into the Eustachian tube.
    Type: Grant
    Filed: May 27, 2015
    Date of Patent: June 20, 2017
    Assignee: Acclarent, Inc.
    Inventors: John H. Morriss, Greg Liu, Rohit Girotra, Tom Thanh Vo, Richard Roy Newhauser, Jr., Thomas R. Jenkins, Joshua Makower
  • Publication number: 20170153891
    Abstract: A data processing apparatus comprises a processing circuit and instruction decoder. A bitfield manipulation instruction controls the processing apparatus to generate at least one result data element from corresponding first and second source data elements. Each result data element includes a portion corresponding to a bitfield of the corresponding first source data element. Bits of the result data element that are more significant than the inserted bitfield have a prefix value that is selected, based on a control value specified by the instruction, as one of a first prefix value having a zero value, a second prefix value having the value of a portion of the corresponding second source data element, and a third prefix value corresponding to a sign extension of the bitfield of the first source data element.
    Type: Application
    Filed: February 14, 2017
    Publication date: June 1, 2017
    Inventors: David James SEAL, Richard Roy GRISENTHWAITE, Nigel John STEPHENS
  • Patent number: 9619225
    Abstract: A data processing apparatus comprises a processing circuit and instruction decoder. A bitfield manipulation instruction controls the processing apparatus to generate at least one result data element from corresponding first and second source data elements. Each result data element includes a portion corresponding to a bitfield of the corresponding first source data element. Bits of the result data element that are more significant than the inserted bitfield have a prefix value that is selected, based on a control value specified by the instruction, as one of a first prefix value having a zero value, a second prefix value having the value of a portion of the corresponding second source data element, and a third prefix value corresponding to a sign extension of the bitfield of the first source data element. Bitwise logical instructions are also described.
    Type: Grant
    Filed: October 8, 2015
    Date of Patent: April 11, 2017
    Assignee: ARM Limited
    Inventors: David James Seal, Richard Roy Grisenthwaite, Nigel John Stephens
  • Patent number: 9569365
    Abstract: A data processing system includes a plurality of transaction masters, each with an associated local cache memory and coupled to coherent interconnect circuitry. Monitoring circuitry within the coherent interconnect circuitry maintains a state variable (flag) in respect of each of the transaction masters to monitor whether an exclusive store access state is pending for that transaction master. When a transaction master is to execute a store-exclusive instruction, then a current value of the subject state variable for that transaction master is compared with a previous value of that variable stored when the exclusive store access was setup. If there is a match, then store-exclusive instruction is allowed to proceed and the state variables of all other transaction masters for which there is a pending exclusive store access state are changed. If there is not a match, then the execution of the store-exclusive instruction is marked as failing.
    Type: Grant
    Filed: May 21, 2012
    Date of Patent: February 14, 2017
    Assignee: ARM Limited
    Inventors: Stuart David Biles, Richard Roy Grisenthwaite, Bruce James Mathewson
  • Publication number: 20170024557
    Abstract: A data processing apparatus including circuitry for performing data processing, a plurality of registers; and a data store including regions having different secure levels, at least one secure region (for storing sensitive data accessible by the data processing circuitry operating in the secure domain and not accessible by the data processing circuitry operating in a less secure domain) and a less secure region (for storing less secure data). The circuitry is configured to determine which stack to store data to, or load data from, in response to the storage location of the program code being executed. In response to program code calling a function to be executed, the function code being stored in a second region, the second region having a different secure level to the first region, the data processing circuitry is configured to determine which of the first and second region have a lower secure level.
    Type: Application
    Filed: October 4, 2016
    Publication date: January 26, 2017
    Inventors: Thomas Christopher GROCUTT, Richard Roy GRISENTHWAITE
  • Publication number: 20170017583
    Abstract: An asymmetric multiprocessor system (2) includes a plurality of processor cores (4, 6) supporting transactional memory via controllers (14, 16) as well as one or more processor cores 8 which do not support transactional memory via hardware. The controllers respond to receipt of a request for exclusive access to a lock address by determining whether or not their associated processing element is currently executing a memory transaction guarded by a lock value stored at that lock address and if their processing element is executing such a transaction, then delaying releasing the lock address for exclusive access until a predetermined condition is met. If the processing element is not executing such a guarded memory transaction, then the lock address may be unconditionally released for exclusive access. The predetermined condition may be that a threshold delay has been exceeded since the request was received and/or that the request has previously been received and refused a threshold number of times.
    Type: Application
    Filed: March 4, 2015
    Publication date: January 19, 2017
    Inventors: Matthew James HORSNELL, Richard Roy GRISENTHWAITE, Stuart David BILES
  • Publication number: 20170001393
    Abstract: A system and method are presented in which a flow of plastic is extruded to obtain nano-sized features by forming multiple laminated flow streams, flowing in parallel through the non-rotating extrusion system. Each of the parallel laminated flow streams are subjected to repeated steps in which the flows are compressed, divided, and overlapped to amplify the number of laminations. The parallel amplified laminated flows are rejoined to form a combined laminated output with nano-sized features. The die exit is formed to provide a tubular shape.
    Type: Application
    Filed: July 1, 2016
    Publication date: January 5, 2017
    Inventors: Richard Roy Guillemette, Robert Peters, Christopher J Hummel
  • Patent number: 9477834
    Abstract: A data processing apparatus including circuitry for performing data processing, a plurality of registers; and a data store including regions having different secure levels, at least one secure region (for storing sensitive data accessible by the data processing circuitry operating in the secure domain and not accessible by the data processing circuitry operating in a less secure domain) and a less secure region (for storing less secure data). The circuitry is configured to determine which stack to store data to, or load data from, in response to the storage location of the program code being executed. In response to program code calling a function to be executed, the function code being stored in a second region, the second region having a different secure level to the first region, the data processing circuitry is configured to determine which of the first and second region have a lower secure level.
    Type: Grant
    Filed: February 8, 2012
    Date of Patent: October 25, 2016
    Assignee: ARM Limited
    Inventors: Thomas Christopher Grocutt, Richard Roy Grisenthwaite
  • Patent number: 9477623
    Abstract: Interconnect circuitry is configured to provide data routes via which at least one initiator device may access at least one recipient device. The circuitry including: at least one input for receiving transaction requests from at least one initiator device; at least one output for outputting transaction requests to the at least one recipient device; and at least one path for transmitting transaction requests between at least one input and at least one output. Also includes is control circuitry for routing the received transaction requests from at least one input to at least one output and responds to a barrier transaction request to maintain an ordering of at least some transaction requests with respect to said barrier transaction request within a stream of transaction requests passing along one of said at least one paths. Barrier transaction requests include an indicator of transaction requests whose ordering is to be maintained.
    Type: Grant
    Filed: August 6, 2013
    Date of Patent: October 25, 2016
    Assignee: ARM Limited
    Inventors: Peter Andrew Riocreux, Bruce James Mathewson, Christopher William Laycock, Richard Roy Grisenthwaite
  • Publication number: 20160239405
    Abstract: A data processing apparatus is provided comprising data processing circuitry and debug circuitry. The debug circuitry controls operation of the processing circuitry when operating in a debug mode. The data processing circuitry determines upon entry into a debug mode a current operating state of the data processing apparatus. The data processing circuitry allocates one of a plurality of instruction sets to be used as a debug instruction set depending upon the determined current operating state.
    Type: Application
    Filed: April 28, 2016
    Publication date: August 18, 2016
    Inventors: Michael John WILLIAMS, Richard Roy GRISENTHWAITE, Simon John CRASKE
  • Patent number: 9381712
    Abstract: A system and method are presented in which a flow of plastic is extruded to obtain nano-sized features by forming multiple laminated flow streams, flowing in parallel through the non-rotating extrusion system. Each of the parallel laminated flow streams are subjected to repeated steps in which the flows are compressed, divided, and overlapped to amplify the number of laminations. The parallel amplified laminated flows are rejoined to form a combined laminated output with nano-sized features. The die exit is formed to provide a tubular shape.
    Type: Grant
    Filed: December 23, 2011
    Date of Patent: July 5, 2016
    Assignee: Guill Tool & Engineering Co., Inc.
    Inventors: Richard Roy Guillemette, Robert G. Peters, Christopher J. Hummel
  • Publication number: 20160154654
    Abstract: Apparatus for data processing and a method of data processing are provided. Data processing operations are performed in response to data processing instructions. An error exception condition is set if a data processing operation has not been successful. It is determined if an error memory barrier condition exists and an error memory barrier procedure is performed in dependence on whether the error memory barrier condition exists. The error memory barrier procedure comprises, if the error exception condition is set and if an error mask condition is set: setting a deferred error exception condition and clearing the error exception condition.
    Type: Application
    Filed: November 25, 2015
    Publication date: June 2, 2016
    Inventors: Michael John WILLIAMS, Richard Roy GRISENTHWAITE, Simon John CRASKE