Patents by Inventor Roman Baburske
Roman Baburske has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10475910Abstract: A semiconductor device includes an insulated gate bipolar transistor (IGBT) arrangement having a first configuration region of emitter-side insulated gate bipolar transistor structures, a second configuration region of emitter-side insulated gate bipolar transistor structures, a collector layer and a drift layer. The drift layer is arranged between the collector layer and the emitter-side insulated gate bipolar transistor structures of the first configuration region and the second configuration region. The collector layer includes at least a first doping region laterally adjacent to a second doping region, the doping regions having different charge carrier life times, different conductivity types or different doping concentrations. The first configuration region is located with at least a partial lateral overlap to the first doping region, and the second configuration region is located with at least a partial lateral overlap to the second doping region.Type: GrantFiled: August 25, 2015Date of Patent: November 12, 2019Assignee: Infineon Technologies AGInventors: Johannes Georg Laven, Hans-Joachim Schulze, Roman Baburske
-
Patent number: 10475909Abstract: An electric assembly includes a bipolar switching device and a transistor circuit. The transistor circuit is electrically connected in parallel with the bipolar switching device and includes a normally-on wide bandgap transistor.Type: GrantFiled: May 30, 2017Date of Patent: November 12, 2019Assignee: Infineon Technologies, AGInventors: Thomas Basler, Roman Baburske, Daniel Domes, Johannes Georg Laven, Roland Rupp
-
Patent number: 10461739Abstract: Transistor devices are provided. A transistor device includes a unipolar transistor coupled between a first terminal and a second terminal; and a bipolar transistor coupled in parallel to the unipolar transistor between the first terminal and the second terminal. The bipolar transistor is configured to carry a majority of a current flowing through the transistor device when at least one of the current or a control voltage controlling the unipolar transistor and the bipolar transistor exceeds a predetermined threshold. The bipolar transistor is further configured to have a threshold voltage higher than a threshold voltage of the unipolar transistor, and a difference between the threshold voltage of the bipolar transistor and the threshold voltage of the unipolar transistor is at least 1 V.Type: GrantFiled: March 15, 2018Date of Patent: October 29, 2019Assignee: Infineon Technologies Austria AGInventors: Thomas Basler, Roman Baburske, Johannes Georg Laven, Franz-Josef Niedernostheide, Hans-Joachim Schulze
-
Publication number: 20190319092Abstract: A power semiconductor device includes a semiconductor body coupled to first and second load terminals. The body includes: at least a diode structure configured to conduct a load current between the terminals and including an anode port electrically connected to the first load terminal and a cathode port electrically connected to the second load terminal; and drift and field stop regions of the same conductivity type. The cathode port includes first port sections and second port sections with dopants of the opposite conductivity type. A transition between each of the second port sections and the field stop region forms a respective pn-junction that extends along a first lateral direction. A diffusion voltage of a respective one of the pn-junctions in an extension direction perpendicular to the first lateral direction is greater than a lateral voltage drop laterally overlapping with the lateral extension of the respective pn-junction.Type: ApplicationFiled: June 3, 2019Publication date: October 17, 2019Inventors: Roman Baburske, Philip Christoph Brandt, Johannes Georg Laven
-
Publication number: 20190305087Abstract: An IGBT having a barrier region is provided. A power unit cell of the IGBT has at least two trenches that may both extend into the barrier region. The at least two trenches may both have a respective trench electrode coupled to a control terminal of the IGBT. For example, the trench electrodes are structured to reduce the total gate charge of the IGBT. The barrier region may be p-doped and vertically confined, i.e., in and against the extension direction, by the drift region. The barrier region can be electrically floating.Type: ApplicationFiled: March 28, 2019Publication date: October 3, 2019Inventors: Alexander Philippou, Roman Baburske, Christian Jaeger, Johannes Georg Laven, Helmut Maeckel
-
Publication number: 20190288094Abstract: According to an embodiment of a semiconductor device, the semiconductor device includes a semiconductor mesa having source zones arranged along a longitudinal axis of the semiconductor mesa and at least one body zone forming first pn junctions with the source zones and a second pn junction with a drift zone. The semiconductor device further includes stripe-shaped electrode structures on opposite sides of the semiconductor mesa and separation regions between neighboring ones of the source zones. At least one of the electrode structures includes a gate electrode. In the separation regions, at least one of (i) a capacitive coupling between the gate electrode and the semiconductor mesa and (ii) a conductivity of majority charge carriers of the drift zone is lower than outside of the separation regions.Type: ApplicationFiled: June 4, 2019Publication date: September 19, 2019Inventors: Roman Baburske, Matteo Dainese, Peter Lechner, Hans-Joachim Schulze, Johannes Georg Laven
-
Publication number: 20190288088Abstract: A power semiconductor device having a semiconductor body configured to conduct a load current is disclosed. In one example, the device includes a source region having dopants of a first conductivity type; a semiconductor channel region implemented in the semiconductor body and separating the source region from a remaining portion of the semiconductor body; a trench of a first trench type extending in the semiconductor body along an extension direction and being arranged adjacent to the semiconductor channel region, the trench of the first trench type including a control electrode that is insulated from the semiconductor body. The semiconductor body further comprises: a barrier region and a drift volume having at least a first drift region wherein the barrier region couples the first drift region with the semiconductor channel region.Type: ApplicationFiled: May 24, 2019Publication date: September 19, 2019Applicant: Infineon Technologies AGInventors: Roman Baburske, Markus Bina, Hans-Joachim Schulze, Oana Julia Spulber
-
Patent number: 10404250Abstract: Transistor devices are described that include a first transistor and a second transistor coupled in parallel between a first terminal and a second terminal. The second transistor is based on a wide bandgap semiconductor material. The second transistor has a breakthrough voltage lower than a breakthrough voltage of the first transistor over a predetermined operating range. The predetermined operating range comprises at least an operating range for which the transistor device is specified.Type: GrantFiled: March 15, 2018Date of Patent: September 3, 2019Assignee: Infineon Technologies AGInventors: Thomas Basler, Roman Baburske, Johannes Georg Laven, Franz-Josef Niedernostheide, Hans-Joachim Schulze
-
Patent number: 10381467Abstract: According to an embodiment of a semiconductor device, the device includes first and second trenches formed in a semiconductor body and an electrode disposed in each of the trenches. One of the electrodes is a gate electrode, and the other electrode is electrically disconnected from the gate electrode. The semiconductor device further includes a semiconductor mesa between the trenches. The semiconductor mesa includes a separation region and at least one of a source region and a body region located in the semiconductor mesa. A drift zone is provided below the at least one of the source region and the body region. In the separation region, at least one of (i) a capacitive coupling between the gate electrode and the semiconductor mesa and (ii) a conductivity of majority charge carriers of the drift zone is lower than outside of the separation region.Type: GrantFiled: December 29, 2017Date of Patent: August 13, 2019Assignee: Infineon Technologies AGInventors: Roman Baburske, Matteo Dainese, Peter Lechner, Hans-Joachim Schulze, Johannes Georg Laven
-
Patent number: 10340337Abstract: A power semiconductor device includes a semiconductor body coupled to first and second load terminals. The body includes: at least a diode structure configured to conduct a load current between the terminals and including an anode port electrically connected to the first load terminal and a cathode port electrically connected to the second load terminal; and drift and field stop regions of the same conductivity type. The cathode port includes first port sections and second port sections with dopants of the opposite conductivity type. A transition between each of the second port sections and the field stop region forms a respective pn-junction that extends along a first lateral direction. A diffusion voltage of a respective one of the pn-junctions in an extension direction perpendicular to the first lateral direction is greater than a lateral voltage drop laterally overlapping with the lateral extension of the respective pn-junction.Type: GrantFiled: September 19, 2017Date of Patent: July 2, 2019Assignee: Infineon Technologies AGInventors: Roman Baburske, Johannes Georg Laven, Philip Christoph Brandt
-
Patent number: 10340264Abstract: Semiconductor device is provided with a semiconductor body that includes a clamping structure including a first pn junction diode and a second pn junction diode serially connected back to back between a first contact and a second contact. A breakdown voltage of the first pn junction diode is greater than 100 V, and a breakdown voltage of the second pn junction diode is greater than 10 V.Type: GrantFiled: February 28, 2018Date of Patent: July 2, 2019Assignee: Infineon Technologies Austria AGInventors: Stephan Voss, Roman Baburske, Thomas Basler, Thomas Kimmer, Hans-Joachim Schulze
-
Patent number: 10333387Abstract: An electric assembly includes a semiconductor switching device with a maximum breakdown voltage rating across two load terminals in an off-state. A clamping diode is electrically connected to the two load terminals and parallel to the switching device. A semiconductor body of the clamping diode is made of silicon carbide. An avalanche voltage of the clamping diode is lower than the maximum breakdown voltage rating of the switching device.Type: GrantFiled: October 21, 2016Date of Patent: June 25, 2019Assignee: Infineon Techonologies AGInventors: Thomas Basler, Roman Baburske, Johannes Georg Laven
-
Patent number: 10332973Abstract: A power semiconductor device having a semiconductor body configured to conduct a load current is disclosed. In one example, the device includes a source region having dopants of a first conductivity type; a semiconductor channel region implemented in the semiconductor body and separating the source region from a remaining portion of the semiconductor body; a trench of a first trench type extending in the semiconductor body along an extension direction and being arranged adjacent to the semiconductor channel region, the trench of the first trench type including a control electrode that is insulated from the semiconductor body. The semiconductor body further comprises: a barrier region and a drift volume having at least a first drift region wherein the barrier region couples the first drift region with the semiconductor channel region.Type: GrantFiled: May 22, 2018Date of Patent: June 25, 2019Assignee: Infineon Technologies AGInventors: Roman Baburske, Markus Bina, Hans-Joachim Schulze, Oana Julia Spulber
-
Patent number: 10224206Abstract: Disclosed is a bipolar semiconductor device, comprising a semiconductor body having a first surface; and a base region of a first doping type and a first emitter region in the semiconductor body, wherein the first emitter region adjoins the first surface and comprises a plurality of first type emitter regions of a second doping type complementary to the first doping type, a plurality of second type emitter regions of the second doping type, a plurality of third type emitter regions of the first doping type, and a recombination region comprising recombination centers, wherein the first type emitter regions and the second type emitter regions extend from the first surface into the semiconductor body, wherein the first type emitter regions have a higher doping concentration and extend deeper into the semiconductor body from the first surface than the second type emitter regions, wherein the third type emitter regions adjoin the first type emitter regions and the second type emitter regions, and wherein the recomType: GrantFiled: June 28, 2017Date of Patent: March 5, 2019Assignee: INFINEON TECHNOLOGIES AGInventors: Roman Baburske, Christian Jaeger, Franz Josef Niedernostheide, Hans-Joachim Schulze, Antonio Vellei
-
Patent number: 10217837Abstract: A semiconductor device includes a semiconductor mesa having source zones and at least one body zone forming first pn junctions with the source zones and a second pn junction with a drift zone. Electrode structures are provided on opposite sides of the semiconductor mesa, at least one of the electrode structures having a gate electrode configured to control a charge carrier flow through the at least one body zone. A separation region is arranged along an extension direction of the semiconductor mesa. In the separation region, the semiconductor mesa has a constricted portion that is partially or completely oxidized. Additional semiconductor device embodiments are described.Type: GrantFiled: December 4, 2017Date of Patent: February 26, 2019Assignee: Infineon Technologies AGInventors: Roman Baburske, Matteo Dainese, Peter Lechner, Hans-Joachim Schulze, Johannes Georg Laven
-
Patent number: 10200028Abstract: An electric assembly includes a reverse conducting switching device and a rectifying device. The reverse conducting switching device includes transistor cells for desaturation configured to be, under reverse bias, turned on in a desaturation mode and to be turned off in a saturation mode. The rectifying device is electrically connected anti-parallel to the switching device. In a range of a diode forward current from half of a maximum rating diode current of the switching device to the maximum rating diode current, a diode I/V characteristic of the rectifying device shows a voltage drop across the rectifying device higher than a saturation I/V characteristic of the switching device with the transistor cells for desaturation turned off and lower than a desaturation I/V characteristic of the switching device with the transistor cells for desaturation turned on.Type: GrantFiled: April 26, 2017Date of Patent: February 5, 2019Assignee: Infineon Technologies AGInventors: Johannes Georg Laven, Roman Baburske, Thomas Basler
-
Patent number: 10153275Abstract: A method of operating an IGBT is described. The IGBT has gate, emitter and collector terminals, and IGBT cells, switchable diode cells, and non-switchable diode cells integrated in a semiconductor substrate, wherein each of the IGBT cells and switchable diode cells includes an operable switchable channel region. The IGBT is operated in a reverse conductive mode in which the IGBT cells are in a non-conductive mode and the switchable diode cells and the non-switchable diode cells are in a bipolar mode. The IGBT is brought from the reverse conductive mode to a transit mode in which at least some of the non-switchable diode cells are still in the bipolar mode, the IGBT cells are in the non-conductive mode, and the switchable diode cells are in a unipolar mode, by applying a gate voltage having an absolute value larger than a gate threshold voltage to the gate terminal.Type: GrantFiled: February 27, 2018Date of Patent: December 11, 2018Assignee: Infineon Technologies AGInventors: Johannes Georg Laven, Roman Baburske
-
Publication number: 20180277642Abstract: A semiconductor device includes transistor cells and enhancement cells. Each transistor cell includes a body zone that forms a first pn junction with a drift structure. The transistor cells may form, in the body zones, inversion channels when a first control signal exceeds a first threshold. The inversion channels form part of a connection between the drift structure and a first load electrode. A delay unit generates a second control signal which trailing edge is delayed with respect to a trailing edge of the first control signal. The enhancement cells form inversion layers in the drift structure when the second control signal falls below a second threshold lower than the first threshold. The inversion layers are effective as minority charge carrier emitters.Type: ApplicationFiled: May 22, 2018Publication date: September 27, 2018Inventors: Johannes Georg Laven, Roman Baburske, Matteo Dainese, Christian Jaeger
-
Publication number: 20180269872Abstract: Transistor devices are described that include a first transistor and a second transistor coupled in parallel between a first terminal and a second terminal. The second transistor is based on a wide bandgap semiconductor material. The second transistor has a breakthrough voltage lower than a breakthrough voltage of the first transistor over a predetermined operating range. The predetermined operating range comprises at least an operating range for which the transistor device is specified.Type: ApplicationFiled: March 15, 2018Publication date: September 20, 2018Applicant: Infineon Technologies AGInventors: Thomas BASLER, Roman BABURSKE, Johannes Georg LAVEN, Franz-Josef NIEDERNOSTHEIDE, Hans-Joachim SCHULZE
-
Publication number: 20180269871Abstract: Transistor devices are provided. A transistor device includes a unipolar transistor coupled between a first terminal and a second terminal; and a bipolar transistor coupled in parallel to the unipolar transistor between the first terminal and the second terminal. The bipolar transistor is configured to carry a majority of a current flowing through the transistor device when at least one of the current or a control voltage controlling the unipolar transistor and the bipolar transistor exceeds a predetermined threshold. The bipolar transistor is further configured to have a threshold voltage higher than a threshold voltage of the unipolar transistor, and a difference between the threshold voltage of the bipolar transistor and the threshold voltage of the unipolar transistor is at least 1 V.Type: ApplicationFiled: March 15, 2018Publication date: September 20, 2018Applicant: Infineon Technologies Austria AGInventors: Thomas BASLER, Roman BABURSKE, Johannes Georg LAVEN, Franz-Josef NIEDERNOSTHEIDE, Hans-Joachim SCHULZE