Patents by Inventor Ryan Boesch
Ryan Boesch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220385301Abstract: An architecture for a multiplier-accumulator (MAC) uses a common Unit Element (UE) for each aspect of operation, the MAC formed as a plurality of MAC UEs, a plurality of Bias UEs, and a plurality of Analog to Digital Conversion (ADC) UEs which collectively perform a scalable MAC operation and generate a binary result. Each MAC UE, BIAS UE and ADC UE comprises groups of NAND gates with complementary outputs arranged in NAND-groups, each NAND gate coupled to a differential charge transfer bus through a binary weighted charge transfer capacitor to form an analog multiplication product as a charge applied to the differential charge transfer bus. The analog charge transfer bus is coupled to groups of ADC UEs with an ADC controller which enables and disables the ADC UEs using successive approximation to determine the accumulated multiplication result.Type: ApplicationFiled: May 30, 2021Publication date: December 1, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220383002Abstract: A Bias Unit Element (UE) has a digital input, a sign input, and a chop clock. The sign input is exclusive ORed with the chop clock to generate a signed chop clock. Each Bias UE comprises a positive Bias UE and a negative Bias UE, each comprising groups of NAND gates generating an output and a complementary output, each of which are coupled to differential charge transfer lines through binary weighted charge transfer capacitors to a differential charge transfer bus comprising a positive charge transfer line and a negative charge transfer line. The chopped sign input enables the positive Bias UE when the sign bit is positive and enables the negative Bias UE when the sign bit is negative.Type: ApplicationFiled: May 31, 2021Publication date: December 1, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220382515Abstract: A Unit Element (UE) has a digital X input and a digital W input, and comprises groups of NAND gates generating complementary outputs which are coupled to a differential charge transfer bus comprising a positive charge transfer line and a negative charge transfer line. The number of bits in the X input determines the number of NAND gates in a NAND-group and the number of bits in the W input determines the number of NAND groups. Each NAND-group receives one bit of the W input applied to all of the NAND gates of the NAND-group, and each unit element having the bits of X applied to each associated NAND gate input of each unit element. The NAND gate outputs are coupled through binary weighted charge transfer capacitors to a positive charge transfer line and negative charge transfer line.Type: ApplicationFiled: May 31, 2021Publication date: December 1, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220385293Abstract: A Bias Unit Element (UE) has a digital input and sign input, and comprises a positive Bias UE and a negative Bias UE, each comprising groups of NAND gates generating an output and a complementary output, each of which are coupled to differential charge transfer lines through binary weighted charge transfer capacitors to a differential charge transfer bus comprising a positive charge transfer line and a negative charge transfer line. The sign input enables the positive Bias UE when the sign bit is positive and enables the negative Bias UE when the sign bit is negative.Type: ApplicationFiled: May 31, 2021Publication date: December 1, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220382517Abstract: A Gain Balanced Analog Multiply-Accumulator (AMAC) has an inference memory which outputs subsets of inference data comprising X input values and one or more associated W coefficient values. The Gain Balanced AMAC has a number of Analog Multiplier-Accumulator Unit Elements (AMAC UE) in equal number to the number of X input values in each subset of inference data. In each of a series of multiply-accumulate cycles, the X input values and one or more W coefficient values from the inference memory are applied to each AMAC UE to generate a charge corresponding to the multiplication of X input value and W coefficient value of each AMAC UE which is transferred to a shared analog charge bus. The inference memory applies the X input value and W coefficient values of each subset to a different AMAC UE on subsequent cycles to balance the gain of the AMAC such that gain differences from one AMAC UE to another are not cumulative.Type: ApplicationFiled: June 1, 2021Publication date: December 1, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Patent number: 11476866Abstract: An Analog to Digital Converter (ADC) for a multiplier accumulator generates a digital output associated with a charge transfer bus made of weighted charge transfer lines with capacitance associated with each charge transfer line, the charge transfer bus connected to groups of ADC unit elements (UE) which add or remove charge from each line of the charge transfer line, each group of ADC unit elements having a sign bit input and a step size input and controlled by an ADC controller which switches the groups of ADC UE in a successive approximation according to a comparison of a summed charge from the weighted charge transfer lines until the ADC UE charge equals the charge transfer line capacitance, each comparison generating a bit value of the digital output.Type: GrantFiled: February 1, 2021Date of Patent: October 18, 2022Assignee: Ceremorphic, Inc.Inventors: Martin Kraemer, Ryan Boesch, Wei Xiong
-
Patent number: 11469770Abstract: An architecture for a multiplier-accumulator (MAC) uses a common Unit Element (UE) for each aspects of operation, the MAC formed as a plurality of MAC UEs, a plurality of Bias UEs, and a plurality of Analog to Digital Conversion (ADC) UEs which collectively perform a scalable MAC operation and generate a binary result. Each MAC UE, BIAS UE and ADC UE comprises groups of NAND gates with complementary outputs arranged in AND-groups, each AND gate coupled to a charge transfer bus through a charge transfer capacitor Cu to form an analog multiplication product. Each UE transfers differential charge to the charge transfer bus. The analog charge transfer bus is coupled to groups of ADC UEs with an ADC controller which enables and disables the ADC UEs using successive approximation to determine the accumulated multiplication result.Type: GrantFiled: January 31, 2021Date of Patent: October 11, 2022Assignee: Ceremorphic, Inc.Inventors: Martin Kraemer, Ryan Boesch, Wei Xiong
-
Publication number: 20220247425Abstract: An architecture for a multiplier-accumulator (MAC) uses a common Unit Element (UE) for each aspects of operation, the MAC formed as a plurality of MAC UEs, a plurality of Bias UEs, and a plurality of Analog to Digital Conversion (ADC) UEs which collectively perform a scalable MAC operation and generate a binary result. Each MAC UE, BIAS UE and ADC UE comprises groups of NAND gates with complementary outputs arranged in AND-groups, each AND gate coupled to a charge transfer bus through a charge transfer capacitor Cu to form an analog multiplication product. Each UE transfers differential charge to the charge transfer bus. The analog charge transfer bus is coupled to groups of ADC UEs with an ADC controller which enables and disables the ADC UEs using successive approximation to determine the accumulated multiplication result.Type: ApplicationFiled: January 31, 2021Publication date: August 4, 2022Applicant: Redpine Signals, Inc.Inventors: Martin Kraemer, Ryan BOESCH, Wei XIONG
-
Publication number: 20220247422Abstract: An Analog to Digital Converter (ADC) for a multiplier accumulator generates a digital output associated with a charge transfer bus made of weighted charge transfer lines with capacitance associated with each charge transfer line, the charge transfer bus connected to groups of ADC unit elements (UE) which add or remove charge from each line of the charge transfer line, each group of ADC unit elements having a sign bit input and a step size input and controlled by an ADC controller which switches the groups of ADC UE in a successive approximation according to a comparison of a summed charge from the weighted charge transfer lines until the ADC UE charge equals the charge transfer line capacitance, each comparison generating a bit value of the digital output.Type: ApplicationFiled: February 1, 2021Publication date: August 4, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220244914Abstract: A Unit Element (UE) has a digital X input and a digital W input, and comprises groups of NAND gates generating complementary outputs which are coupled to differential charge transfer lines through respective charge transfer capacitor Cu. The number of bits in the X input determines the number of NAND gates in a NAND-group and the number of bits in the W input determines the number of NAND groups. Each NAND-group receives one bit of the W input applied to all of the NAND gates of the NAND-group, and each unit element having the bits of X applied to each associated NAND gate input of each unit element. The NAND gate outputs are coupled through a charge transfer capacitor Cu to charge transfer lines. Multiple Unit Elements may be placed in parallel to sum and scale the charges from the charge transfer lines, the charges coupled to an analog to digital converter which forms the dot product output.Type: ApplicationFiled: January 31, 2021Publication date: August 4, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220244915Abstract: A Bias Unit Element (UE) comprises NAND gates with complementary outputs, the complementary outputs coupled through a charge transfer capacitor to a differential charge transfer bus comprising positive charge transfer lines and negative charge transfer lines. Each line of the differential charge transfer bus has a particular binary weighted line weight, such as 1, 2, 4, 2, 4, 8, and 4, 8, 16. Digital bias inputs are provided to the Bias UE NAND gate inputs, with a clear bit to initialize charge, and a sign input for enabling one of a positive Bias UE or negative Bias UE. A low-to-high transition causes a transfer of charge to the binary weighted charge transfer bus, thereby adding or subtracting a bias value from the charge transfer bus.Type: ApplicationFiled: February 1, 2021Publication date: August 4, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220244913Abstract: A planar fabrication charge transfer capacitor for coupling charge from a Unit Element (UE) generates a positive charge first output V_PP and a positive charge second output V_NP, the first output coupled to a positive charge line comprising a continuous first planar conductor, a continuous second planar conductor parallel to the first planar conductor, and a continuous third planar conductor parallel to the first planar conductor and second planar conductor, the charge transfer capacitor comprising, in sequence: a first co-planar conductor segment, the first planar conductor, a second co-planar conductor segment, the second planar conductor, a third co-planar conductor segment, the third planar conductor, and a fourth coplanar conductor segment, the first and third coplanar conductor segments capacitively edge coupled to the UE first output V_PP, the second and fourth coplanar conductor segments capacitively edge coupled to the UE second output V_NP.Type: ApplicationFiled: January 31, 2021Publication date: August 4, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei Xiong
-
Publication number: 20220209788Abstract: A differential multiplier-accumulator accepts A and B digital inputs and generates a dot product P by applying the bits of the A input and the bits of the B inputs to respective positive and negative unit elements comprised of groups of AND gates coupled to charge transfer lines through a capacitor Cu. Each positive and negative unit element receives one bit of the B input applied to all of the AND gates of the unit element, and each positive and negative unit element having the bits of A applied to each associated AND gate input of each unit element. The AND gates are coupled to charge transfer lines through a capacitor Cu, and the charge transfer lines couple to binary weighted charge summing capacitors and to an analog to digital converter to generate a digital output product. The charge transfer lines may span multiple unit elements.Type: ApplicationFiled: December 31, 2020Publication date: June 30, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220206755Abstract: A differential multiplier-accumulator accepts A and B digital inputs plus a sign bit and generates a dot product P by applying the bits of the A input and the bits of the B inputs to respective positive and negative unit elements comprised of groups of AND gates coupled to charge transfer lines through a capacitor Cu. One of the positive and negative unit element is enabled by the sign bit, the enabled unit element receives one bit of the B input applied to all of the AND gates of the unit element, and each positive and negative unit element having the bits of A applied to each associated AND gate input of each unit element, which charge to charge transfer lines, and the charge transfer lines are coupled to binary weighted charge summing capacitors and to an analog to digital converter to generate a digital output product.Type: ApplicationFiled: December 31, 2020Publication date: June 30, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220206753Abstract: A multiplier-accumulator accepts A and B digital inputs and generates a dot product P by applying the bits of the A input and the bits of the B inputs to unit elements comprised of groups of AND gates coupled to charge transfer lines through a capacitor Cu. The number of bits in the B input is a number of AND-groups and the number of bits in A is the number of AND gates in an AND-group. Each unit element receives one bit of the B input applied to all of the AND gates of the unit element, and each unit element having the bits of A applied to each associated AND gate input of each unit element. The AND gates are coupled to charge transfer lines through a capacitor Cu, and the charge transfer lines couple to binary weighted charge summing capacitors which sum and scale the charges from the charge transfer lines, the charge coupled to an analog to digital converter which forms the dot product output. The charge transfer lines may span multiple unit elements.Type: ApplicationFiled: December 31, 2020Publication date: June 30, 2022Applicant: Redpine Signals, Inc.Inventors: Ryan BOESCH, Martin KRAEMER, Wei XIONG
-
Publication number: 20220206754Abstract: A plurality of unit elements share a charge transfer bus, each unit element accepts A and B digital inputs and generates a product P as an analog charge transferred to the charge transfer bus, each unit element comprised of groups of AND gates coupled to charge transfer lines through a capacitor Cu. Each unit element receives one bit of the B input applied to all of the AND gates of the unit element, and each unit element having the bits of A applied to each associated AND gate input of each unit element. The AND gates of each unit element are coupled to charge transfer lines through a capacitor Cu, and the charge transfer lines couple to binary weighted charge summing capacitors which sum and scale the charges contributed by all unit elements to the charge transfer lines according to a bit weight and converted to a digital value output.Type: ApplicationFiled: December 31, 2020Publication date: June 30, 2022Applicant: Redpine Signals, Inc.Inventors: Martin KRAEMER, Ryan BOESCH, Wei XIONG
-
Publication number: 20220207247Abstract: A multiplier-accumulator accepts A and B digital inputs and generates a dot product P by applying the bits of the A input and the bits of the B inputs to unit elements comprised of groups of AND gates coupled to charge transfer lines through a capacitor Cu. The number of bits in the B input is a number of AND-groups and the number of bits in A is the number of AND gates in an AND-group. Each unit element receives one bit of the B input applied to all of the AND gates of the unit element, and each unit element having the bits of A applied to each associated AND gate input of each unit element. The AND gates are coupled to charge transfer lines through a capacitor Cu, and the charge transfer lines couple to binary weighted charge summing capacitors which sum and scale the charges from the charge transfer lines, the charge coupled to an analog to digital converter which forms the dot product output. The charge transfer lines may span multiple unit elements.Type: ApplicationFiled: December 31, 2020Publication date: June 30, 2022Applicant: Redpine Signals, Inc.Inventors: Ryan BOESCH, Martin KRAEMER, Wei XIONG
-
Publication number: 20210381888Abstract: A pixel includes a detector that changes its operating characteristics based on incident energy, an integration capacitor arranged to discharge stored charge through the detector based on changes in the operating characteristics, and an floating gate injection device disposed between the photo-diode and the integration capacitor that controls flow of the charge from the integration capacitor to the detector. The floating gate injection device has a gate, a source electrically coupled to the detector at a first node, and a drain electrically coupled to the integration capacitor. The gate has a control voltage (VT) stored therein to set to a per-pixel bias gate voltage to control a detector bias voltage of the detector at the first node.Type: ApplicationFiled: June 4, 2020Publication date: December 9, 2021Inventors: Eric J. Beuville, Micky Harris, Ryan Boesch, Christian M. Boemler
-
Patent number: 10890492Abstract: A bolometer pixel trigger array includes a substrate, an electrically conductive contact pad formed on the substrate, and bolometer formed on the substrate. The bolometer includes at least one thermally conductive trigger arm having a fixed end coupled to a portion of the bolometer and an electrically conductive free end configured to deflect with respect to the fixed end. At least one trigger arm establishes different operating states of the bolometer pixel trigger in response to the at least one trigger arm realizing different temperatures. The different operating states are configured to change an electrical connection between the at least one trigger arm and the contact pad.Type: GrantFiled: June 12, 2019Date of Patent: January 12, 2021Assignee: RAYTHEON COMPANYInventors: Matthew Thomas, Craig R. Adams, Ryan Boesch, Jamal Mustafa
-
Publication number: 20200393304Abstract: A bolometer pixel trigger array includes a substrate, an electrically conductive contact pad formed on the substrate, and bolometer formed on the substrate. The bolometer includes at least one thermally conductive trigger arm having a fixed end coupled to a portion of the bolometer and an electrically conductive free end configured to deflect with respect to the fixed end. At least one trigger arm establishes different operating states of the bolometer pixel trigger in response to the at least one trigger arm realizing different temperatures. The different operating states are configured to change an electrical connection between the at least one trigger arm and the contact pad.Type: ApplicationFiled: June 12, 2019Publication date: December 17, 2020Inventors: Matthew Thomas, Craig R. Adams, Ryan Boesch, Jamal Mustafa