Patents by Inventor Sachiyo Ito
Sachiyo Ito has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20050200021Abstract: A semiconductor device comprising a first insulating layer formed above a semiconductor substrate, and comprising a first insulating material, a second insulating material and a hole, a relative dielectric constant of the first insulating material being 3 or less, a Young's modulus of the first insulating material being 10 GPa or less, a linear expansivity of the first insulating material being greater than 30×10?6° C.?1, and a linear expansivity of the second insulating material being 30×10?6° C.?1 or less, and a second insulating layer formed on the first insulating layer, the second insulating layer having a groove connected to the hole, wherein a linear expansivity ? of the first insulating layer within 6 ?m from the hole is 30×10?6° C.?1 or less, where ? = ? i = 1 ? v i ? ? i , vi and ?i are a volume ratio and a linear expansivity of an i-th insulating material.Type: ApplicationFiled: November 12, 2004Publication date: September 15, 2005Inventors: Sachiyo Ito, Masahiko Hasunuma
-
Publication number: 20050167842Abstract: A semiconductor device includes a first insulating layer provided above a semiconductor substrate. The first insulating layer includes a layer consisting essentially of a material having a relative dielectric constant smaller than 3. The first insulating layer includes a first integral structure consisting of a plug and wiring. The upper surface of the wiring is flush with the upper surface of the first insulating layer, and the lower surface of the plug is flush with the lower surface of the first insulating layer. A region protective member is formed of a second integral structure consisting of a plug and wiring. The second integral structure extends from the upper surface of the first insulating layer to the lower surface of the first insulating layer. The region protective member surrounds one of first to n-th regions (n being a natural 2 or more) partitioned by a boundary region on a horizontal plane.Type: ApplicationFiled: October 28, 2004Publication date: August 4, 2005Inventors: Naofumi Nakamura, Noriaki Matsunaga, Sachiyo Ito, Masahiko Hasunuma, Takeshi Nishioka
-
Patent number: 6864583Abstract: A wiring layer is covered with a first organic SOG layer, a reinforcement insulating layer consisting of a silicon oxide film or a silicon nitride film formed by means of a plasma CVD method, and a second organic SOG layer, in this order. A via hole is formed in the first organic SOG layer and the reinforcement insulating layer, and a trench is formed in the second organic SOG layer to correspond to the via hole. A conductive via plug and an electrode pad are embedded in the via hole and the trench, respectively. The second SOG layer is covered with a passivation layer in which a through hole is formed to expose the electrode pad. A wire is connected to the exposed electrode pad in the through hole.Type: GrantFiled: March 31, 2003Date of Patent: March 8, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Noriaki Matsunaga, Takamasa Usui, Sachiyo Ito
-
Publication number: 20040113238Abstract: There is disclosed a semiconductor device comprising an insulating film which is provided in at least one layer above a substrate and whose relative dielectric constant is 3.4 or less, at least one conductive layer provided in the insulating film, at least one conductive plug which is formed in the insulating film and which is electrically connected to the conductive layer to form a conduction path, at least one reinforcing material which is provided under at least the conductive layer and whose Young's modulus is 30 GPa or more, and at least one first reinforcing plug which is connected to the conductive layer and which is formed in contact with the reinforcing material.Type: ApplicationFiled: September 3, 2003Publication date: June 17, 2004Inventors: Masahiko Hasunuma, Sachiyo Ito
-
Publication number: 20040072082Abstract: A photomask comprises a substrate, a translucent film selectively formed on the substrate, and a shading film selectively formed on the translucent film, wherein when the substrate, the translucent film and the shading film have Young's moduli (MPa) E0 E1 and E2, and film thickness (m) d0, d1 and d2 respectively, internal stresses (MPa) of the translucent film and the shading film at room temperature are s1 and s2 respectively, a covering rate by the translucent film defined by an area in which the shading film is not formed is expressed as h, and coefficients are expressed as k1=1.3×10−8, k2=−9.5×10−2, k3=6.0×10−7, and k4=−5.Type: ApplicationFiled: July 9, 2003Publication date: April 15, 2004Inventors: Sachiyo Ito, Masamitsu Itoh, Masahiko Hasunuma
-
Publication number: 20030205814Abstract: A wiring layer is covered with a first organic SOG layer, a reinforcement insulating layer consisting of a silicon oxide film or a silicon nitride film formed by means of a plasma CVD method, and a second organic SOG layer, in this order. A via hole is formed in the first organic SOG layer and the reinforcement insulating layer, and a trench is formed in the second organic SOG layer to correspond to the via hole. A conductive via plug and an electrode pad are embedded in the via hole and the trench, respectively. The second SOG layer is covered with a passivation layer in which a through hole is formed to expose the electrode pad. A wire is connected to the exposed electrode pad in the through hole.Type: ApplicationFiled: March 31, 2003Publication date: November 6, 2003Applicant: Kabushiki Kaisha ToshibaInventors: Noriaki Matsunaga, Takamasa Usui, Sachiyo Ito
-
Patent number: 6642622Abstract: A semiconductor device includes a substrate and a first insulating film provided above the semiconductor substrate. A first interconnecting layer is provided on the first insulating film. A second insulating film is provided above the first interconnecting layer and the first insulating layer. A first protective film is provided above the second insulating film and composed substantially of metal material. A second protective film is composed substantially of a passivity of the metal material and provided on a surface of the first protective film.Type: GrantFiled: February 21, 2003Date of Patent: November 4, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Takamasa Usui, Sachiyo Ito
-
Publication number: 20030160327Abstract: A semiconductor device includes a substrate and a first insulating film provided above the semiconductor substrate. A first interconnecting layer is provided on the first insulating film. A second insulating film is provided above the first interconnecting layer and the first insulating layer. A first protective film is provided above the second insulating film and composed substantially of metal material. A second protective film is composed substantially of a passivity of the metal material and provided on a surface of the first protective film.Type: ApplicationFiled: February 21, 2003Publication date: August 28, 2003Applicant: Kabushiki Kaisha ToshibaInventors: Takamasa Usui, Sachiyo Ito
-
Publication number: 20030116854Abstract: A semiconductor device comprises a semiconductor substrate on which an element is formed, a low dielectric constant insulation film formed over the semiconductor substrate and having a relative dielectric constant of 3 or lower, a plug and a wiring layer buried in the low dielectric constant insulation film, and a high Young's modulus insulation film having a Young's modulus of 15 GPa or higher and formed in contact with a side of the plug between the low dielectric constant insulation film and the plug.Type: ApplicationFiled: September 20, 2002Publication date: June 26, 2003Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Sachiyo Ito, Masahiko Hasunuma, Takashi Kawanoue
-
Patent number: 6580171Abstract: A semiconductor device is structured to include a wiring made of Al, a first insulation film made of silicon oxide including an organic content formed in contact with an upper surface of the wiring, and a second insulation film formed in contact with an upper surface of the first insulation film and made of an F-added SiO2 film having a higher Young's modulus than that of the first insulation film. The wiring has a film thickness dM of 400 nm, the first insulation film has a film thickness ds of 400 nm, and the second insulation film has a film thickness dh of 10 nm.Type: GrantFiled: March 1, 2002Date of Patent: June 17, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Sachiyo Ito, Masahiko Hasunuma
-
Patent number: 6559548Abstract: A wiring layer is covered with a first organic SOG layer, a reinforcement insulating layer consisting of a silicon oxide film or a silicon nitride film formed by means of a plasma CVD method, and a second organic SOG layer, in this order. A via hole is formed in the first organic SOG layer and the reinforcement insulating layer, and a trench is formed in the second organic SOG layer to correspond to the via hole. A conductive via plug and an electrode pad are embedded in the via hole and the trench, respectively. The second SOG layer is covered with a passivation layer in which a through hole is formed to expose the electrode pad. A wire is connected to the exposed electrode pad in the through hole.Type: GrantFiled: March 16, 2000Date of Patent: May 6, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Noriaki Matsunaga, Takamasa Usui, Sachiyo Ito
-
Patent number: 6552434Abstract: A semiconductor device manufacturing method of the this invention having the step of forming an interlayer insulating film on a semiconductor substrate, the step of making interconnection groove in the interlayer insulating film, the step of filling the inside of the interconnection groove with a conductive film which is made of a first substance and is thicker than the depth of the interconnection groove, the step of thermally stabilizing the size of crystal grains in an Al film either at the same time or after the Al film has been formed, the step of forming a Cu film on the Al film, the step of selectively forming &thgr; phase layers in a crystal grain boundary of the Al film by causing Cu to selectively diffuse into the crystal grain boundary of Al film and of allowing the &thgr; phase layers to divide the Al film in the interconnection groove into fine Al interconnections shorter than the Blech critical length, and the step of removing the Al film and Cu film outside the interconnection groove.Type: GrantFiled: February 5, 2002Date of Patent: April 22, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Masahiko Hasunuma, Hisashi Kaneko, Shohei Shima, Sachiyo Ito
-
Publication number: 20020130421Abstract: A semiconductor device is structured to include a wiring made of Al, a first insulation film made of silicon oxide including an organic content formed in contact with an upper surface of the wiring, and a second insulation film formed in contact with an upper surface of the first insulation film and made of an F-added SiO2 film having a higher Young's modulus than that of the first insulation film. The wiring has a film thickness dM of 400 nm, the first insulation film has a film thickness ds of 400 nm, and the second insulation film has a film thickness dh of 10 nm.Type: ApplicationFiled: March 1, 2002Publication date: September 19, 2002Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Sachiyo Ito, Masahiko Hasunuma
-
Publication number: 20020130415Abstract: A semiconductor device manufacturing method of the this invention having the step of forming an interlayer insulating film on a semiconductor substrate, the step of making interconnection groove in the interlayer insulating film, the step of filling the inside of the interconnection groove with a conductive film which is made of a first substance and is thicker than the depth of the interconnection groove, the step of thermally stabilizing the size of crystal grains in an Al film either at the same time or after the Al film has been formed, the step of forming a Cu film on the Al film, the step of selectively forming &thgr; phase layers in a crystal grain boundary of the Al film by causing Cu to selectively diffuse into the crystal grain boundary of Al film and of allowing the &thgr; phase layers to divide the Al film in the interconnection groove into fine Al interconnections shorter than the Blech critical length, and the step of removing the Al film and Cu film outside the interconnection groove.Type: ApplicationFiled: February 5, 2002Publication date: September 19, 2002Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masahiko Hasunuma, Hisashi Kaneko, Shohei Shima, Sachiyo Ito
-
Patent number: 6414394Abstract: A semiconductor device is structured to include a wiring made of Al, a first insulation film made of silicon oxide including an organic content formed in contact with an upper surface of the wiring, and a second insulation film formed in contact with an upper surface of the first insulation film and made of an F-added SiO2 film having a higher Young's modulus than that of the first insulation film. The wiring has a film thickness dM of 400 nm, the first insulation film has a film thickness ds of 400 nm, and the second insulation film has a film thickness dh of 10 nm.Type: GrantFiled: March 20, 2000Date of Patent: July 2, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Sachiyo Ito, Masahiko Hasunuma
-
Patent number: 6407453Abstract: Disclosed is a semiconductor device, comprising a semiconductor substrate, an insulating layer and a metallic wiring layer formed on the semiconductor substrate; and an intermediate layer formed between the insulating layer and the metallic wiring layer in contact with both the insulating layer and the metallic wiring layer, wherein the intermediate layer contains the metallic material forming the metallic wiring layer, Si and O.Type: GrantFiled: March 9, 2000Date of Patent: June 18, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Tadayoshi Watanabe, Sachiyo Ito, Takamasa Usui, Hisashi Kaneko, Masako Morita, Hirokazu Ezawa
-
Patent number: 6403462Abstract: A semiconductor device manufacturing method of the this invention having the step of forming an interlayer insulating film on a semiconductor substrate, the step of making interconnection groove in the interlayer insulating film, the step of filling the inside of the interconnection groove with a conductive film which is made of a first substance and is thicker than the depth of the interconnection groove, the step of thermally stabilizing the size of crystal grains in an Al film either at the same time or after the Al film has been formed, the step of forming a Cu film on the Al film, the step of selectively forming &thgr; phase layers in a crystal grain boundary of the Al film by causing Cu to selectively diffuse into the crystal grain boundary of Al film and of allowing the &thgr; phase layers to divide the Al film in the interconnection groove into fine Al interconnections shorter than the Blech critical length, and the step of removing the Al film and Cu film outside the interconnection groove.Type: GrantFiled: May 28, 1999Date of Patent: June 11, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Masahiko Hasunuma, Hisashi Kaneko, Shohei Shima, Sachiyo Ito
-
Patent number: 6306756Abstract: A method for the production of a semiconductor device having an electrode line formed in a semiconducting substrate is disclosed which comprises preparing a semiconducting substrate having trenches and/or contact holes formed preparatorily in a region destined to form the electrode line, forming a conductive film formed mainly of at least one member selected from among Cu, Ag, and Au on the surface of the semiconducting substrate, heat-treating the superposed Cu film while supplying at least an oxidizing gas thereto thereby flowing the Cu film and causing never melting to fill the trenches and/or contact holes, and removing by polishing the part of the conductive film which falls outside the region of the electrode line and completing the electrode lines consequently.Type: GrantFiled: May 26, 2000Date of Patent: October 23, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Masahiko Hasunuma, Sachiyo Ito, Keizo Shimamura, Hisashi Kaneko, Nobuo Hayasaka, Junsei Tsutsumi, Akihiro Kajita, Junichi Wada, Haruo Okano
-
Patent number: 6090701Abstract: A method for the production of a semiconductor device having an electrode line formed in a semiconducting substrate is disclosed which comprises preparing a semiconducting substrate having trenches and/or contact holes formed preparatorily in a region destined to form the electrode line, forming a conductive film formed mainly of at least one member selected from among Cu, Ag, and Au on the surface of the semiconducting substrate, heat-treating the superposed Cu film while supplying at least an oxidizing gas thereto thereby flowing the Cu film to fill the trenches and/or contact holes, and removing by polishing the part of the conductive film which falls outside the region of the electrode line and completing the electrode lines consequently. During the heat treatment, a reducing gas is supplied in addition to the oxidizing gas to induce a local oxidation-reduction reaction and fluidify and/or flow the conductive film and consequently accomplish the embodiment of the conductive film in the trenches.Type: GrantFiled: June 20, 1995Date of Patent: July 18, 2000Assignee: Kabushiki Kaisha ToshibaInventors: Masahiko Hasunuma, Sachiyo Ito, Keizo Shimamura, Hisashi Kaneko, Nobuo Hayasaka, Junsei Tsutsumi, Akihiro Kajita, Junichi Wada, Haruo Okano
-
Patent number: 6001461Abstract: An electronic part comprising an amorphous thin film formed on a substrate; and a metal wiring formed on the surface of the amorphous thin film; wherein an interatomic distance corresponding to a peak of halo pattern appearing in diffraction measurement of the amorphous thin film approximately matches with a spacing of a particular crystal plane defined with the first nearest interatomic distance of the metal wiring. An electronic part provided with a metal wiring formed of highly orientated crystal wherein half or more of all grain boundaries are small angle grain boundaries defined by one of grain boundaries with a relative misorientation of 10.degree. or less in tilt, rotation and combination thereof around orientation axes of neighboring crystal grains; coincidence boundaries where a .SIGMA. value is 10 or less; and grain boundaries with a relative misorientation of 3.degree. or less from the coincidence boundary.Type: GrantFiled: December 19, 1996Date of Patent: December 14, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Toyoda, Hisashi Kaneko, Masahiko Hasunuma, Takashi Kawanoue, Hiroshi Tomita, Akihiro Kajita, Masami Miyauchi, Takashi Kawakubo, Sachiyo Ito