Patents by Inventor Sandeep Nijhawan
Sandeep Nijhawan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Oxides with thin metallic layers as transparent ohmic contacts for p-type and n-type gallium nitride
Patent number: 9306126Abstract: Transparent conductive layers usable as ohmic contacts for III-V semiconductors with work functions between 4.1 and 4.7 eV are formed by annealing layers of transparent oxide with thin (0.1-5nm) layers of conductive metal. When the layers interdiffuse during the annealing, some of the conductive metal atoms remain free to reduce resistivity and others oxidize to reduce optical absorption. Examples of the transparent oxides include indium-tin oxide, zinc oxide, and aluminum zinc oxide with up to 5 wt % Al. Examples of the metals include aluminum and titanium. The work function of the transparent conductive layer can be tuned to match the contacted semiconductor by adjusting the ratio of metal to transparent oxide.Type: GrantFiled: July 14, 2014Date of Patent: April 5, 2016Assignee: Intermolecular, Inc.Inventors: Jianhua Hu, Heng-Kai Hsu, Minh Huu Le, Sandeep Nijhawan, Teresa B. Sapirman -
Patent number: 9246062Abstract: Transparent ohmic contacts to p-GaN and other high-work-function (?4.2 eV) semiconductors are fabricated from zinc stannate (e.g., ZnSnO3). ZnO and SnO2 may be sputtered from separate targets and annealed to form the zinc stannate. The Zn:Sn ratio may be tuned over the range between 1:2 and 2:1 to optimize bandgap, work function, conductivity, and transparency for the particular semiconductor and wavelength of interest. Conductivity may be improved by crystallizing the zinc stannate, by doping with up to 5 wt % Al or In, or both.Type: GrantFiled: April 23, 2014Date of Patent: January 26, 2016Assignee: Intermolecular, Inc.Inventors: Jianhua Hu, Heng Kai Hsu, Tong Ju, Minh Huu Le, Sandeep Nijhawan, Teresa B. Sapirman
-
Oxides with Thin Metallic Layers as Transparent Ohmic Contacts for P-Type and N-Type Gallium Nitride
Publication number: 20160013367Abstract: Transparent conductive layers usable as ohmic contacts for III-V semiconductors with work functions between 4.1 and 4.7 eV are formed by annealing layers of transparent oxide with thin (0.1-5 nm) layers of conductive metal. When the layers interdiffuse during the annealing, some of the conductive metal atoms remain free to reduce resistivity and others oxidize to reduce optical absorption. Examples of the transparent oxides include indium-tin oxide, zinc oxide, and aluminum zinc oxide with up to 5 wt % Al. Examples of the metals include aluminum and titanium. The work function of the transparent conductive layer can be tuned to match the contacted semiconductor by adjusting the ratio of metal to transparent oxide.Type: ApplicationFiled: July 14, 2014Publication date: January 14, 2016Inventors: Jianhua Hu, Heng-Kai Hsu, Minh Huu Le, Sandeep Nijhawan, Teresa B. Sapirman -
Publication number: 20150318446Abstract: A ternary transparent conductive oxide, indium zinc oxide (IZO), is formed as a thin film by co-sputtering zinc oxide with indium oxide at a deposition temperature between 25 and 200 C. Optionally, up to 1-2% Al may be added by various methods. The layers may be annealed at temperatures between 200 and 400 C. Measurements of IZO with 75-85 wt % In2O3 showed low resistivity and low visible absorbance, both of which were thermally stable up to 400 C.Type: ApplicationFiled: April 30, 2014Publication date: November 5, 2015Applicant: Intermolecular, Inc.Inventors: Jianhua Hu, Heng Kai Hsu, Minh Huu Le, Sandeep Nijhawan, Teresa B. Sapirman
-
Publication number: 20150311397Abstract: Transparent ohmic contacts to p-GaN and other high-work-function (?4.2 eV) semiconductors are fabricated from zinc stannate (e.g., ZnSnO3). ZnO and SnO2 may be sputtered from separate targets and annealed to form the zinc stannate. The Zn:Sn ratio may be tuned over the range between 1:2 and 2:1 to optimize bandgap, work function, conductivity, and transparency for the particular semiconductor and wavelength of interest. Conductivity may be improved by crystallizing the zinc stannate, by doping with up to 5 wt % Al or In, or both.Type: ApplicationFiled: April 23, 2014Publication date: October 29, 2015Applicant: INTERMOLECULAR, INC.Inventors: Jianhua Hu, Heng Kai Hsu, Tong Ju, Minh Huu Le, Sandeep Nijhawan, Teresa B. Sapirman
-
Patent number: 9012261Abstract: Methods for HPC techniques are applied to the processing of site-isolated regions (SIR) on a substrate to form at least a portion of a TFT device used in display applications. The processing may be applied to at least one of gate electrode deposition, gate electrode patterning, gate dielectric deposition, gate dielectric patterning, metal-based semiconductor material (e.g. IGZO) deposition, metal-based semiconductor material (e.g. IGZO) patterning, etch stop deposition, etch stop patterning, source/drain deposition, source/drain patterning, passivation deposition, or passivation patterning. The SIRs may be defined during the deposition process with uniform deposition within each SIR or the SIRs may be defined subsequent to the deposition of layers wherein the layers are deposited with a gradient in one or more properties across the substrate.Type: GrantFiled: December 2, 2013Date of Patent: April 21, 2015Assignee: Intermolecular, Inc.Inventors: Jeroen Van Duren, Sang Lee, Minh Huu Le, Sandeep Nijhawan, Teresa B. Sapirman
-
Publication number: 20150091032Abstract: Diffusion of silver from LED reflector layers is blocked by 10-50 nm barrier layers of nickel-titanium (NiTi) alloys. Optionally, the alloys also include one or more of tungsten (W), niobium (Nb), aluminum (Al), vanadium (V), tantalum (Ta), or chromium (Cr). These barriers may omit the noble-metal (e.g., platinum or gold) cap used with silver barriers based on other materials.Type: ApplicationFiled: December 20, 2013Publication date: April 2, 2015Applicant: Intermolecular, Inc.Inventors: Jianhua Hu, Minh Huu Le, Sandeep Nijhawan, Teresa B. Sapirman
-
Patent number: 8859406Abstract: A method for fabricating high efficiency CIGS solar cells including the deposition of Ga concentrations (Ga/(Ga+In)=0.25-0.66) from sputtering targets containing Ga concentrations between about 25 atomic % and about 66 atomic %. Further, the method includes a high temperature selenization process integrated with a high temperature anneal process that results in high efficiency.Type: GrantFiled: January 9, 2013Date of Patent: October 14, 2014Assignee: Intermolecular, Inc.Inventors: Haifan Liang, Sang Lee, Wei Liu, Sandeep Nijhawan, Jeroen Van Duren
-
Patent number: 8859405Abstract: A method for fabricating high efficiency CIGS solar cells including the deposition of Ga concentrations (Ga/(Ga+In)=0.25?0.66) from sputtering targets containing Ga concentrations between about 25 atomic % and about 66 atomic %. Further, the method includes a high temperature selenization process integrated with a high temperature anneal process that results in high efficiency.Type: GrantFiled: December 12, 2012Date of Patent: October 14, 2014Assignee: Intermolecular, Inc.Inventors: Haifan Liang, Sang Lee, Wei Liu, Sandeep Nijhawan, Jeroen Van Duren
-
Patent number: 8853059Abstract: A method for high temperature selenization of Cu—In—Ga metal precursor films comprises ramping the precursor film to a temperature between about 350 C and about 450 C in an inert gas and at a pressure between about 1 atmosphere and about 2 atmospheres. A partial selenization is performed at a temperature between about 350 C and about 450 C in a Se-containing atmosphere. The film is then ramped to a temperature between about 450 C and about 550 C in an inert gas and at a pressure between about 1 atmosphere and about 2 atmospheres, followed by an additional selenization step at a temperature between about 450 C and about 550 C in a Se-containing atmosphere. The film is then annealed at a temperature between about 550 C and about 650 C in an inert gas.Type: GrantFiled: May 1, 2012Date of Patent: October 7, 2014Assignee: Intermolecular, Inc.Inventors: Haifan Liang, Jeroen Van Duren, Sandeep Nijhawan
-
Publication number: 20140261660Abstract: Methods are used to develop and evaluate new materials and deposition processes for use as TCO materials in HJCS solar cells. The TCO layers allow improved control over the uniformity of the TCO conductivity and interface properties, and reduce the sensitivity to the texture of the wafer. In Some embodiments, the TCO materials include indium, zinc, tin, and aluminum.Type: ApplicationFiled: November 18, 2013Publication date: September 18, 2014Applicant: Intermolecular , Inc.Inventors: Jianhua Hu, Heng-Kai Hsu, Minh Huu Le, Sandeep Nijhawan
-
Publication number: 20140273340Abstract: Methods for HPC techniques are applied to the processing of site-isolated regions (SIR) on a substrate to form at least a portion of a TFT device used in display applications. The processing may be applied to at least one of gate electrode deposition, gate electrode patterning, gate dielectric deposition, gate dielectric patterning, metal-based semiconductor material (e.g. IGZO) deposition, metal-based semiconductor material (e.g. IGZO) patterning, etch stop deposition, etch stop patterning, source/drain deposition, source/drain patterning, passivation deposition, or passivation patterning. The SIRs may be defined during the deposition process with uniform deposition within each SIR or the SIRs may be defined subsequent to the deposition of layers wherein the layers are deposited with a gradient in one or more properties across the substrate.Type: ApplicationFiled: December 2, 2013Publication date: September 18, 2014Applicant: Intermolecular, Inc.Inventors: Jeroen Van Duren, Sang Lee, Minh Huu Le, Sandeep Nijhawan, Teresa B. Sapirman
-
Publication number: 20140272112Abstract: Embodiments provided herein describe methods and systems for evaluating electrochromic material processing conditions. A substrate having a plurality of site-isolated regions defined thereon is provided. A first electrochromic material, or a first electrochromic device stack, is formed above a first of the plurality of site-isolated regions using a first set of processing conditions. A second electrochromic material, or a second electrochromic device stack, is formed above a second of the plurality of site-isolated regions using a second set of processing conditions. The second set of processing conditions is different than the first set of processing conditions.Type: ApplicationFiled: December 27, 2013Publication date: September 18, 2014Applicant: Intermolecular, Inc.Inventors: Jeroen Van Duren, Minh Huu Le, Minh Anh Nguyen, Sandeep Nijhawan
-
Patent number: 8835961Abstract: Devices are described including a first component and a second component, wherein the first component comprises a Group III-N semiconductor and the second component comprises a bimetallic oxide containing tin, having an index of refraction within 15% of the index of refraction of the Group III-N semiconductor, and having negligible extinction coefficient at wavelengths of light emitted or absorbed by the Group III-N semiconductor. The first component is in optical contact with the second component. Exemplary bimetallic oxides include Sn1-xBixO2 where x?0.10, Zn2SnO2, Sn1-xAlxO2 where x?0.18, and Sn1-xMgxO2 where x?0.16. Methods of making and using the devices are also described.Type: GrantFiled: October 10, 2012Date of Patent: September 16, 2014Assignee: Intermolecular, Inc.Inventors: Philip Kraus, Minh-Huu Le, Sandeep Nijhawan
-
Patent number: 8788792Abstract: A multi-instruction set architecture (ISA) computer system includes a computer program, a first processor, a second processor, a profiler, and a translator. The computer program includes instructions of a first ISA, the first ISA having a first complexity. The first processor is configured to execute instructions of the first ISA. The second processor is configured to execute instructions of a second ISA, the second ISA being different than the first ISA and having a second complexity, wherein the second complexity is less than the first complexity. The profiler is configured to select a block of the computer program for translation to instructions of the second ISA, wherein the block includes one or more instructions of the first ISA. The translator is configured to translate the block of the first ISA into instructions of the second ISA for execution by the second processor.Type: GrantFiled: February 13, 2012Date of Patent: July 22, 2014Assignee: ATI Technologies ULCInventors: John S. Yates, Jr., Matthew F. Storch, Sandeep Nijhawan, Dale R. Jurich, Korbin S. Van Dyke
-
Publication number: 20140178583Abstract: Embodiments provided herein describe methods and systems for evaluating thermochromic material processing conditions. A plurality of site-isolated regions on at least one substrate are designated. A first thermochromic material is formed on a first of the plurality of site-isolated regions on the at least one substrate with a first set of processing conditions. A second thermochromic material is formed on a second of the plurality of site-isolated regions on the at least one substrate with a second set of processing conditions. The second set of processing conditions is different than the first set of processing conditions.Type: ApplicationFiled: December 20, 2012Publication date: June 26, 2014Applicant: INTERMOLECULAR, INC.Inventors: Jeroen Van Duren, Sang Lee, Sandeep Nijhawan
-
Publication number: 20140127887Abstract: Chemical vapor deposition (CVD) systems for forming layers on a substrate are disclosed. Embodiments of the system comprise at least two processing chambers that may be linked in a cluster tool. A first processing chamber provides a chamber having a controlled environmental temperature and pressure and containing a first environment for performing CVD on a substrate, and a second environment for contacting the substrate with a plasma; a substrate transport system capable of positioning a substrate for sequential processing in each environment, and a gas control system capable of maintaining isolation. A second processing chamber provides a CVD system. Methods of forming layers on a substrate comprise forming one or more layers in each processing chamber. The systems and methods are suitable for preparing Group III-V, Group II-VI or Group IV thin film devices.Type: ApplicationFiled: March 15, 2013Publication date: May 8, 2014Applicant: INTERMOLECULAR, INC.Inventors: Philip Kraus, Boris Borisov, Thai Cheng Chua, Sandeep Nijhawan
-
Publication number: 20140124788Abstract: Chemical vapor deposition (CVD) systems for forming layers on a substrate are disclosed. Embodiments of the system comprise at least two processing chambers that may be linked in a cluster tool. A first processing chamber provides a chamber having a controlled environmental temperature and pressure and containing a first environment for performing CVD on a substrate, and a second environment for contacting the substrate with a plasma; a substrate transport system capable of positioning a substrate for sequential processing in each environment, and a gas control system capable of maintaining isolation. A second processing chamber provides a CVD system. Methods of forming layers on a substrate comprise forming one or more layers in each processing chamber. The systems and methods are suitable for preparing Group III-V, Group II-VI or Group IV thin film devices.Type: ApplicationFiled: November 6, 2012Publication date: May 8, 2014Applicant: INTERMOLECULAR, INC.Inventors: Philip Kraus, Boris Borisov, Thai Cheng Chua, Sandeep Nijhawan
-
Publication number: 20140116470Abstract: A method and apparatus for removing deposition products from internal surfaces of a processing chamber, and for preventing or slowing growth of such deposition products. A halogen containing gas is provided to the chamber to etch away deposition products. A halogen scavenging gas is provided to the chamber to remove any residual halogen. The halogen scavenging gas is generally activated by exposure to electromagnetic energy, either inside the processing chamber by thermal energy, or in a remote chamber by electric field, UV, or microwave. A deposition precursor may be added to the halogen scavenging gas to form a deposition resistant film on the internal surfaces of the chamber. Additionally, or alternately, a deposition resistant film may be formed by sputtering a deposition resistant metal onto internal components of the processing chamber in a PVD process.Type: ApplicationFiled: January 7, 2014Publication date: May 1, 2014Applicant: Applied Materials, Inc.Inventors: Jie SU, Lori D. WASHINGTON, Sandeep NIJHAWAN, Olga KRYLIOUK, Jacob GRAYSON, Sang Won KANG, Dong Hyung LEE, Hua CHUNG
-
Patent number: 8652861Abstract: HPC techniques are applied to the screening and evaluating the materials, process parameters, process sequences, and post deposition treatment processes for the development of ohmic contact stacks for optoelectronic devices. Simple test structures are employed for initial screening of basic materials properties of candidate materials for each layer within the stack. The use of multiple site-isolated regions on a single substrate allows many material and/or process conditions to be evaluated in a timely and cost effective manner. Interactions between the layers as well as interactions with the substrate can be investigated in a straightforward manner.Type: GrantFiled: December 20, 2012Date of Patent: February 18, 2014Assignee: Intermolecular, Inc.Inventors: Philip Kraus, Sandeep Nijhawan