Patents by Inventor Sang-Hyun Sung
Sang-Hyun Sung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11527544Abstract: A three-dimensional memory device includes an electrode structure including a plurality of interlayer dielectric layers and a plurality of electrode layers which are alternately stacked on a first substrate, each of the plurality of electrode layers having a pad part which does not overlap with another electrode layer positioned on the electrode layer; a pass transistor positioned below the first substrate; and a first contact passing through the electrode structure from the pad part of one of the plurality of electrode layers, and coupling the pad part and the pass transistor.Type: GrantFiled: September 8, 2020Date of Patent: December 13, 2022Assignee: SK hynix Inc.Inventors: Sang Hyun Sung, Jin Ho Kim, Sung Lae Oh
-
Patent number: 11488667Abstract: A semiconductor device having a three-dimensional (3D) structure is disclosed. The semiconductor device includes a first substrate layer including a logic circuit, and a plurality of second substrate layers stacked on the first substrate layer, the plurality of second substrate layers including a memory cell array. Each of the plurality of second substrate layers includes, a transfer circuit, coupled to a row line of the memory cell array, that is disposed over the second substrate layer and selectively coupled to a global row line.Type: GrantFiled: September 23, 2020Date of Patent: November 1, 2022Assignee: SK hynix Inc.Inventors: Jin Ho Kim, Sang Hyun Sung, Sung Lae Oh
-
Publication number: 20220293619Abstract: A memory device includes a cell wafer including a memory cell array; and a peripheral wafer including a row control circuit, a column control circuit and a peripheral circuit which control the memory cell array, and stacked on and bonded to the cell wafer in a first direction. The peripheral wafer includes a first substrate having a first surface and a second surface which face away from each other in the first direction; a first logic structure disposed on the first surface of the first substrate, and including the row control circuit and the column control circuit; and a second logic structure disposed on the second surface of the first substrate, and including the peripheral circuit.Type: ApplicationFiled: May 31, 2022Publication date: September 15, 2022Inventors: Jin Ho KIM, Kwang Hwi PARK, Sang Hyun SUNG, Sung Lae OH, Chang Woon CHOI
-
Publication number: 20220230894Abstract: A substrate processing apparatus may include a vacuum chamber, a substrate supporting unit disposed at lower portion of an inside of the vacuum chamber, and an electric field forming unit forming an electric field inside the vacuum chamber. The electric field forming unit may include an upper electrode disposed at an upper portion of the inside of the vacuum chamber, a lower electrode disposed in the substrate supporting unit, and a middle electrode disposed between the upper electrode and the lower electrode.Type: ApplicationFiled: May 27, 2021Publication date: July 21, 2022Applicant: SK hynix Inc.Inventors: Jin Ho KIM, Sang Hyun SUNG, Sung Lae OH
-
Patent number: 11387216Abstract: A semiconductor memory device includes a plurality of first pads disposed in one surface of a memory chip which includes a memory cell array and a plurality of row lines coupled to the memory cell array, and coupled to the row lines, respectively; and a plurality of second pads disposed in one surface of a circuit chip which is boned to the one surface of the memory chip, coupled to pass transistors, respectively, of the circuit chip, and bonded to the first pads, respectively. The second pads are aligned with the pass transistors, with the same pitch as a pitch of the pass transistors.Type: GrantFiled: June 19, 2020Date of Patent: July 12, 2022Assignee: SK hynix Inc.Inventors: Jin Ho Kim, Young Ki Kim, Sang Hyun Sung, Sung Lae Oh, Byung Hyun Jun
-
Patent number: 11380702Abstract: A memory device includes a cell wafer including a memory cell array; and a peripheral wafer including a row control circuit, a column control circuit and a peripheral circuit which control the memory cell array, and stacked on and bonded to the cell wafer in a first direction. The peripheral wafer includes a first substrate having a first surface and a second surface which face away from each other in the first direction; a first logic structure disposed on the first surface of the first substrate, and including the row control circuit and the column control circuit; and a second logic structure disposed on the second surface of the first substrate, and including the peripheral circuit.Type: GrantFiled: January 8, 2021Date of Patent: July 5, 2022Assignee: SK hynix Inc.Inventors: Jin Ho Kim, Kwang Hwi Park, Sang Hyun Sung, Sung Lae Oh, Chang Woon Choi
-
Patent number: 11373701Abstract: A semiconductor device includes a first wafer including a row decoder region in which a plurality of pass transistors are arranged in a row direction and a column direction; a plurality of first bonding pads, respectively coupled to the plurality of pass transistors that are disposed in a plurality of rows on one surface of the first wafer in the row decoder region; and a plurality of second bonding pads disposed on the one surface of the first wafer in the row decoder region, wherein the plurality of second bonding pads are disposed in a different row from the plurality of first bonding pads and are offset in the row direction with respect to the plurality of first bonding pads.Type: GrantFiled: February 9, 2021Date of Patent: June 28, 2022Assignee: SK hynix Inc.Inventors: Sang Hyun Sung, Sung Lae Oh, Je Hyun Choi
-
Publication number: 20220189875Abstract: A three-dimensional memory device includes a plurality of electrode stacks stacked on a substrate in a vertical direction, each of the plurality of electrode stacks including a plurality of interlayer dielectric layers alternately stacked in the vertical direction with a plurality of electrode layers; and a plurality of staircase structures defined in the plurality of electrode stacks, each of the plurality of staircase structures configured by pad regions of electrode layers in an electrode stack that are disposed in a staircase shape, a staircase structure of an electrode stack lower in the plurality of electrode stacks has a larger width than a staircase structure of an electrode stack that is higher in the plurality of electrode stacks.Type: ApplicationFiled: April 27, 2021Publication date: June 16, 2022Inventors: Sang Hyun SUNG, Sung Lae OH
-
Publication number: 20220165744Abstract: A semiconductor memory device includes a memory cell array disposed over a substrate extending in a first direction and a second direction intersecting with the first direction in a first semiconductor layer, and including a plurality of cell units and at least two via regions that are arranged in the second direction, wherein a width of each of the at least two via regions in the second direction is a multiple of a width of each of the plurality of cell units in the second direction.Type: ApplicationFiled: April 27, 2021Publication date: May 26, 2022Inventors: Jin Ho KIM, Tae Sung PARK, Sang Hyun SUNG, Sung Lae OH
-
Semiconductor memory device having three-dimensional structure and method for manufacturing the same
Patent number: 11342353Abstract: A semiconductor memory device includes an electrode structure including a plurality of electrode layers and a plurality of interlayer dielectric layers which are alternately stacked on a substrate defined with a plurality of cell areas and a plurality of coupling areas in a first direction; a hard mask pattern disposed on the electrode structure, and having a plurality of opening holes in the coupling areas; and a plurality of contact holes defined in the electrode structure under the plurality of opening holes, and exposing pad areas of the electrode layers, respectively. The plurality of opening holes are disposed by being distributed in a plurality of rows arranged in a second direction intersecting with the first direction.Type: GrantFiled: February 1, 2020Date of Patent: May 24, 2022Assignee: SK hynix Inc.Inventors: Sung Lae Oh, Jin Ho Kim, Sang Woo Park, Sang Hyun Sung, Soo Nam Jung, Chang Woon Choi -
Publication number: 20220139449Abstract: A semiconductor device includes a first wafer including a row decoder region in which a plurality of pass transistors are arranged in a row direction and a column direction; a plurality of first bonding pads, respectively coupled to the plurality of pass transistors that are disposed in a plurality of rows on one surface of the first wafer in the row decoder region; and a plurality of second bonding pads disposed on the one surface of the first wafer in the row decoder region, wherein the plurality of second bonding pads are disposed in a different row from the plurality of first bonding pads and are offset in the row direction with respect to the plurality of first bonding pads.Type: ApplicationFiled: February 9, 2021Publication date: May 5, 2022Inventors: Sang Hyun SUNG, Sung Lae OH, Je Hyun CHOI
-
Patent number: 11315914Abstract: A semiconductor memory device includes: a first pad layer in a surface of a memory chip including a cell region in which a memory cell array coupled to a plurality of row lines and a step region including staggered step portions of the plurality of row lines, and including a plurality of first pads that are coupled to the step portions; a second pad layer in a surface of a circuit chip bonded to the surface of the memory chip, and having a plurality of second pads coupled to a plurality of pass transistors defined in the circuit chip; a first redistribution line disposed in the first pad layer that couples one of the step portions and one of the pass transistors; and a second redistribution line disposed in the second pad layer that couples another one of the step portions and another one of the pass transistors.Type: GrantFiled: June 2, 2020Date of Patent: April 26, 2022Assignee: SK hynix Inc.Inventors: Sang Hyun Sung, Young Ki Kim, Jin Ho Kim, Byung Hyun Jun
-
Patent number: 11282819Abstract: A semiconductor device includes a first chip, divided into a plurality of regions, including a plurality of first pads and a plurality of first test pads in each of the plurality of regions; and a second chip including a plurality of second pads corresponding to the plurality of first pads and a plurality of second test pads corresponding to the plurality of first test pads, and bonded onto the first chip such that the plurality of second pads are coupled to the plurality of first pads. The second chip includes a voltage generation circuit linked to the plurality of second pads, that provides a compensated voltage to the plurality of second pads for each of the plurality of regions, based on a voltage drop value for each region due to a contact resistance between the plurality of first test pads and the plurality of second test pads.Type: GrantFiled: March 25, 2020Date of Patent: March 22, 2022Assignee: SK hynix Inc.Inventors: Sung Lae Oh, Sang Hyun Sung, Kwang Hwi Park, Je Hyun Choi
-
Publication number: 20220077172Abstract: A memory device includes a substrate defined with a first cell region and a second cell region, and a row decoder region between the first and second cell regions; a peripheral circuit defined in the first and second cell regions of the substrate; pass transistors defined in the row decoder region of the substrate; bottom wiring layers disposed in a first dielectric layer covering the peripheral circuit and the pass transistors; a memory cell array defined on the first dielectric layer; a second dielectric layer defined on the first dielectric layer, and covering the memory cell array; top wiring layers disposed in a third dielectric layer defined on the second dielectric layer; and global lines disposed in the row decoder region, and configured to transfer operating voltages to the pass transistors, wherein the global lines are disposed only in at least one bottom wiring layer from among the bottom and top wiring layers.Type: ApplicationFiled: February 2, 2021Publication date: March 10, 2022Inventors: Jin Ho KIM, Young Ki KIM, Sang Hyun SUNG, Sung Lae OH, Byung Hyun JEON
-
Publication number: 20220020764Abstract: A three-dimensional memory device includes an electrode structure including a plurality of electrode layers and a plurality of interlayer dielectric layers which are alternately stacked on a substrate; a first stairway structure and a second stairway structure defined in the electrode structure, and positioned at different heights from each other; a sidewall of the electrode structure formed due to a difference in height between the first stairway structure and the second stairway structure; and a dielectric support passing through the electrode structure, and isolating a corner portion of the sidewall from the plurality of electrode layers.Type: ApplicationFiled: January 8, 2021Publication date: January 20, 2022Inventors: Sung Lae OH, Jin Ho KIM, Sang Woo PARK, Sang Hyun SUNG
-
Publication number: 20220005820Abstract: A memory device includes a cell wafer including a memory cell array; and a peripheral wafer including a row control circuit, a column control circuit and a peripheral circuit which control the memory cell array, and stacked on and bonded to the cell wafer in a first direction. The peripheral wafer includes a first substrate having a first surface and a second surface which face away from each other in the first direction; a first logic structure disposed on the first surface of the first substrate, and including the row control circuit and the column control circuit; and a second logic structure disposed on the second surface of the first substrate, and including the peripheral circuit.Type: ApplicationFiled: January 8, 2021Publication date: January 6, 2022Inventors: Jin Ho KIM, Kwang Hwi PARK, Sang Hyun SUNG, Sung Lae OH, Chang Woon CHOI
-
Patent number: 11195852Abstract: A semiconductor memory device includes a substrate having a second region extending in a first direction; a memory block including electrodes; a slit dividing the memory block into first and second electrode structures in the second region; and step-shaped grooves formed in the memory block in the second region, and divided by the slit. In the second region, the first and second electrode structures are adjacently disposed with the slit interposed therebetween, in a second direction intersecting with the first direction. Each of the electrodes of the first electrode structure has a first pad region, each of the electrodes of the second electrode structure has a second pad region, and first and second pad regions of the first and second electrode structures which are positioned in the same step-shaped groove and are disposed at the same layers are adjacently disposed in the second direction with the slit interposed therebetween.Type: GrantFiled: November 15, 2019Date of Patent: December 7, 2021Assignee: SK hynix Inc.Inventors: Sung Lae Oh, Jin Ho Kim, Sang Hyun Sung, Young Ki Kim, Byung Hyun Jeon
-
Publication number: 20210366919Abstract: A three-dimensional memory device includes an electrode structure including a plurality of interlayer dielectric layers and a plurality of electrode layers which are alternately stacked on a first substrate, each of the plurality of electrode layers having a pad part which does not overlap with another electrode layer positioned on the electrode layer; a pass transistor positioned below the first substrate; and a first contact passing through the electrode structure from the pad part of one of the plurality of electrode layers, and coupling the pad part and the pass transistor.Type: ApplicationFiled: September 8, 2020Publication date: November 25, 2021Inventors: Sang Hyun SUNG, Jin Ho KIM, Sung Lae OH
-
Publication number: 20210272631Abstract: A semiconductor device having a three-dimensional (3D) structure is disclosed. The semiconductor device includes a first substrate layer including a logic circuit, and a plurality of second substrate layers stacked on the first substrate layer, the plurality of second substrate layers including a memory cell array. Each of the plurality of second substrate layers includes, a transfer circuit, coupled to a row line of the memory cell array, that is disposed over the second substrate layer and selectively coupled to a global row line.Type: ApplicationFiled: September 23, 2020Publication date: September 2, 2021Inventors: Jin Ho KIM, Sang Hyun SUNG, Sung Lae OH
-
Publication number: 20210242175Abstract: A semiconductor memory device includes a plurality of first pads disposed in one surface of a memory chip which includes a memory cell array and a plurality of row lines coupled to the memory cell array, and coupled to the row lines, respectively; and a plurality of second pads disposed in one surface of a circuit chip which is boned to the one surface of the memory chip, coupled to pass transistors, respectively, of the circuit chip, and bonded to the first pads, respectively. The second pads are aligned with the pass transistors, with the same pitch as a pitch of the pass transistors.Type: ApplicationFiled: June 19, 2020Publication date: August 5, 2021Inventors: Jin Ho KIM, Young Ki KIM, Sang Hyun SUNG, Sung Lae OH, Byung Hyun JUN