Patents by Inventor Satyarth Suri
Satyarth Suri has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240069248Abstract: Anti-reflective optical structures are disclosed. The anti-reflective optical structures include sub-wavelength structures in order to produce one or more index of refraction gradients within the anti-reflective optical structures. The one or more index of refraction gradients can reduce reflection of light over a broad band of wavelengths.Type: ApplicationFiled: March 9, 2023Publication date: February 29, 2024Inventors: Mohamed Mahmoud, Huiyang Deng, Satyarth Suri, Jason S. Pelc, Peter L. Chang
-
Patent number: 10964886Abstract: The present disclosure relates to the fabrication of spin transfer torque memory devices, wherein a magnetic tunnel junction of the spin transfer torque memory device is formed with Heusler alloys as the fixed and free magnetic layers and a tunnel barrier layer disposed between and abutting the fixed Heusler magnetic layer and the free Heusler magnetic layer, wherein the tunnel barrier layer is lattice matched to the free Heusler magnetic layer. In one embodiment, the tunnel barrier layer may be a strontium titanate layer.Type: GrantFiled: September 27, 2016Date of Patent: March 30, 2021Assignee: Intel CorporationInventors: Brian Doyle, Kaan Oguz, Satyarth Suri, Kevin O'Brien, Mark Doczy, Charles Kuo
-
Patent number: 10937689Abstract: In one embodiment, a trench may be formed in a dielectric surface, and the trenched may be lined with a liner. The trench may be filled with a metal, and the metal may be recessed below an opening of the trench. The liner may be converted into a dielectric, and a hard mask may be deposited into the trench.Type: GrantFiled: December 30, 2016Date of Patent: March 2, 2021Assignee: INTEL CORPORATIONInventors: Manish Chandhok, Satyarth Suri, Tristan A. Tronic, Christopher J. Jezewski, Richard E. Schenker
-
Patent number: 10832749Abstract: An embodiment includes an apparatus including: a substrate; a perpendicular magnetic tunnel junction (pMTJ), on the substrate, including a first fixed layer, a second fixed layer, and a free layer between the first and second fixed layers; a first dielectric layer between the first fixed layer and the free layer; and a second layer between the second fixed layer and the free layer. Other embodiments are described herein.Type: GrantFiled: June 26, 2015Date of Patent: November 10, 2020Assignee: Intel CorporationInventors: Charles C. Kuo, Justin S. Brockman, Juan G. Alzate Vinasco, Kaan Oguz, Kevin P. O'Brien, Brian S. Doyle, Mark L. Doczy, Satyarth Suri, Robert S. Chau
-
Patent number: 10832847Abstract: An embodiment includes an apparatus comprising: a substrate; a magnetic tunnel junction (MTJ), on the substrate, comprising a fixed layer, a free layer, and a dielectric layer between the fixed and free layers; and a first synthetic anti-ferromagnetic (SAF) layer, a second SAF layer, and an intermediate layer, which includes a non-magnetic metal, between the first and second SAF layers; wherein the first SAF layer includes a Heusler alloy. Other embodiments are described herein.Type: GrantFiled: June 26, 2015Date of Patent: November 10, 2020Assignee: Intel CorporationInventors: Brian S. Doyle, Kaan Oguz, Kevin P. O'Brien, David L. Kencke, Charles C. Kuo, Mark L. Doczy, Satyarth Suri, Robert S. Chau
-
Patent number: 10707409Abstract: Techniques are disclosed for fabricating a self-aligned spin-transfer torque memory (STTM) device with a dot-contacted free magnetic layer. In some embodiments, the disclosed STTM device includes a first dielectric spacer covering sidewalls of an electrically conductive hardmask layer that is patterned to provide an electronic contact for the STTM's free magnetic layer. The hardmask contact can be narrower than the free magnetic layer. The first dielectric spacer can be utilized in patterning the STTM's fixed magnetic layer. In some embodiments, the STTM further includes an optional second dielectric spacer covering sidewalls of its free magnetic layer. The second dielectric spacer can be utilized in patterning the STTM's fixed magnetic layer and may serve, at least in part, to protect the sidewalls of the free magnetic layer from redepositing of etch byproducts during such patterning, thereby preventing electrical shorting between the fixed magnetic layer and the free magnetic layer.Type: GrantFiled: January 29, 2018Date of Patent: July 7, 2020Assignee: Intel CorporationInventors: Charles C. Kuo, Kaan Oguz, Brian S. Doyle, Mark L. Doczy, David L. Kencke, Satyarth Suri, Robert S. Chau
-
Patent number: 10580975Abstract: Technologies for manufacturing spin transfer torque memory (STTM) elements are disclosed. In some embodiments, the technologies include methods for removing a re-deposited layer and/or interrupting the electrical continuity of a re-deposited layer that may form on one or more sidewalls of an STTM element during its formation. Devices and systems including such STTM elements are also described.Type: GrantFiled: September 18, 2015Date of Patent: March 3, 2020Assignee: Intel CorporationInventors: Mark L. Doczy, Brian S. Doyle, Charles C. Kuo, Kaan Oguz, Kevin P. O'Brien, Satyarth Suri, Tejaswi K. Indukuri
-
Patent number: 10580973Abstract: Techniques are disclosed for forming integrated circuit structures including a magnetic tunnel junction (MTJ), such as spin-transfer torque memory (STTM) devices, having magnetic contacts. The techniques include incorporating an additional magnetic layer (e.g., a layer that is similar or identical to that of the magnetic contact layer) such that the additional magnetic layer is coupled antiferromagnetically (or in a substantially antiparallel manner). The additional magnetic layer can help balance the magnetic field of the magnetic contact layer to limit parasitic fringing fields that would otherwise be caused by the magnetic contact layer. The additional magnetic layer may be antiferromagnetically coupled to the magnetic contact layer by, for example, including a nonmagnetic spacer layer between the two magnetic layers, thereby creating a synthetic antiferromagnet (SAF).Type: GrantFiled: December 10, 2018Date of Patent: March 3, 2020Assignee: INTEL CORPORATIONInventors: Brian S. Doyle, Kaan Oguz, Charles C. Kuo, Mark L. Doczy, Satyarth Suri, David L. Kencke, Robert S. Chau, Roksana Golizadeh Mojarad
-
Publication number: 20200066967Abstract: Damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (MTJ) device, and the resulting structures, are described. In an example, a magnetic tunnel junction (MTJ) device includes a metal line disposed in a dielectric layer disposed above a substrate, the metal line recessed below an uppermost surface of the dielectric layer. The MTJ device also includes a conductive pedestal disposed on the metal line and laterally adjacent to the dielectric layer. The MTJ device also includes a magnetic tunnel junction (MTJ) stack disposed on the conductive pedestal.Type: ApplicationFiled: March 31, 2016Publication date: February 27, 2020Inventors: Satyarth SURI, Tejaswi K. INDUKURI, Robert B. TURKOT, JR., James S. CLARKE
-
Publication number: 20200051724Abstract: An embodiment includes an apparatus comprising: a substrate; a magnetic tunnel junction (MTJ), on the substrate, comprising a fixed layer, a free layer, and a dielectric layer between the fixed and free layers; and a first synthetic anti-ferromagnetic (SAF) layer, a second SAF layer, and an intermediate layer, which includes a non-magnetic metal, between the first and second SAF layers; wherein the first SAF layer includes a Heusler alloy. Other embodiments are described herein.Type: ApplicationFiled: June 26, 2015Publication date: February 13, 2020Inventors: Brian S. Doyle, Kaan Oguz, Kevin P. O'Brien, David L. Kencke, Charles C. Kuo, Mark L. Doczy, Satyarth Suri, Robert S. Chau
-
Publication number: 20200043536Abstract: An embodiment includes an apparatus comprising: a substrate; a perpendicular magnetic tunnel junction (pMTJ), on the substrate, comprising a first fixed layer, a second fixed layer, and a free layer between the first and second fixed layers; a first dielectric layer between the first fixed layer and the free layer; and a second layer between the second fixed layer and the free layer. Other embodiments are described herein.Type: ApplicationFiled: June 26, 2015Publication date: February 6, 2020Inventors: Charles C. Kuo, Justin S. Brockman, Juan G. Alzate Vinasco, Kaan Oguz, Kevin P. O'Brien, Brian S. Doyle, Mark L. Doczy, Satyarth Suri, Robert S. Chau
-
Patent number: 10546772Abstract: A plurality of interconnect features are formed in an interconnect layer on a first insulating layer on a substrate. An opening in the first insulating layer is formed through at least one of the interconnect features. A gap fill layer is deposited in the opening.Type: GrantFiled: March 30, 2016Date of Patent: January 28, 2020Assignee: Intel CorporationInventors: Manish Chandhok, Richard E. Schenker, Hui Jae Yoo, Kevin L. Lin, Jasmeet S. Chawla, Stephanie A. Bojarski, Satyarth Suri, Colin T. Carver, Sudipto Naskar
-
Publication number: 20190371657Abstract: In one embodiment, a trench may be formed in a dielectric surface, and the trenched may be lined with a liner. The trench may be filled with a metal, and the metal may be recessed below an opening of the trench. The liner may be converted into a dielectric, and a hard mask may be deposited into the trench.Type: ApplicationFiled: December 30, 2016Publication date: December 5, 2019Applicant: Intel CorporationInventors: Manish Chandhok, Satyarth Suri, Tristan A. Tronic, Christopher J. Jezewski, Richard E. Schenker
-
Patent number: 10418415Abstract: Approaches for an interconnect cladding process for integrating magnetic random access memory (MRAM) devices, and the resulting structures, are described. In an example, a memory structure includes an interconnect disposed in a trench of a dielectric layer above a substrate, the interconnect including a diffusion barrier layer disposed at a bottom of and along sidewalls of the trench to an uppermost surface of the dielectric layer, a conductive fill layer disposed on the diffusion barrier layer and recessed below the uppermost surface of the dielectric layer and an uppermost surface of the diffusion barrier layer, and a conductive capping layer disposed on the conductive fill layer and between sidewall portions of the diffusion barrier layer. A memory element is disposed on the conductive capping layer of the interconnect.Type: GrantFiled: March 28, 2016Date of Patent: September 17, 2019Assignee: Intel CorporationInventors: Christopher J. Wiegand, Oleg Golonzka, MD Tofizur Rahman, Brian S. Doyle, Mark L. Doczy, Kevin P. O'Brien, Kaan Oguz, Tahir Ghani, Satyarth Suri
-
Publication number: 20190280047Abstract: Substrates, assemblies, and techniques for enabling a dual pedestal for resistive random access memory are disclosed herein. For example, in some embodiments, a device may include a substrate, wherein the substrate includes a fill metal, a first pedestal on the substrate, wherein the first pedestal is over the fill metal, and a second pedestal over the first pedestal, where the second pedestal is a bottom electrode for a memory cell. In an example, the first pedestal extends at least a length of the fill metal and the second pedestal extends less than a length of the first pedestal. In addition, the device can include a memory cell over the second pedestal.Type: ApplicationFiled: September 30, 2016Publication date: September 12, 2019Applicant: Intel CorporationInventors: Tejaswik K. Indukuri, Ravi Pillarisetty, Elijah V. Karpov, Satyarth Suri
-
Patent number: 10395707Abstract: A material layer stack for a magnetic tunneling junction, the material layer stack including a fixed magnetic layer; a dielectric layer; a free magnetic layer; and an amorphous electrically-conductive seed layer, wherein the fixed magnetic layer is disposed between the dielectric layer and the seed layer. A non-volatile memory device including a material stack including an amorphous electrically-conductive seed layer; and a fixed magnetic layer juxtaposed and in contact with the seed layer. A method including forming an amorphous seed layer on a first electrode of a memory device; forming a material layer stack on the amorphous seed layer, the material stack including a dielectric layer disposed between a fixed magnetic layer and a free magnetic layer, wherein the fixed magnetic layer.Type: GrantFiled: September 26, 2014Date of Patent: August 27, 2019Assignee: Intel CorporationInventors: Mark L. Doczy, Kaan Oguz, Brian S. Doyle, Charles C. Kuo, Robert S. Chau, Satyarth Suri
-
Patent number: 10388858Abstract: A method including forming a device stack including a dielectric layer between a fixed magnetic layer and a free magnetic layer on a fully-crystalline sacrificial film or substrate including a crystal lattice similar to the crystal lattice of the dielectric material; and transferring the device stack from the sacrificial film to a device substrate. An apparatus including a device stack including a dielectric layer between a fixed magnetic layer and a free magnetic layer on a device substrate wherein the fixed magnetic layer and the free magnetic layer each have a crystalline lattice conforming to a crystalline lattice of the sacrificial film or substrate on which they were formed prior to transfer to the device substrate.Type: GrantFiled: September 26, 2014Date of Patent: August 20, 2019Assignee: Intel CorporationInventors: Kevin P. O'Brien, Brian S. Doyle, Kaan Oguz, Robert S. Chau, Satyarth Suri
-
Patent number: 10381556Abstract: Technologies for manufacturing spin transfer torque memory (STTM) elements are disclosed. In some embodiments, the technologies include methods for interrupting the electrical continuity of a re-deposited layer that may form on one or more sidewalls of an STTM element during its formation. Devices and systems including such STTM elements are also described.Type: GrantFiled: September 18, 2015Date of Patent: August 13, 2019Assignee: INTEL CORPORATIONInventors: Mark L. Doczy, Brian S. Doyle, Charles C. Kuo, Kaan Oguz, Kevin P. O'Brien, Satyarth Suri, Tejaswi K. Indukuri
-
Patent number: 10365894Abstract: Described is an apparatus which comprises: a magnetic tunneling junction (MTJ) device with out-of-plane magnetizations for its free and fixed magnetic layers, and configured to have a magnetization offset away from a center and closer to a switching threshold of the MTJ device; and logic for generating random numbers according to a resistive state of the MTJ device.Type: GrantFiled: June 17, 2015Date of Patent: July 30, 2019Assignee: Intel CorporationInventors: Charles C. Kuo, Justin S. Brockman, Juan G. Alzate Vinasco, Kaan Oguz, Kevin P. O'Brien, Brian S. Doyle, Mark L. Doczy, Satyarth Suri, Robert S. Chau, Prashant Majhi, Ravi Pillarisetty, Elijah V. Karpov
-
Patent number: 10340443Abstract: An embodiment includes an apparatus comprising: first and second electrodes on a substrate; a perpendicular magnetic tunnel junction (pMTJ), between the first and second electrodes, comprising a dielectric layer between a fixed layer and a free layer; and an additional dielectric layer directly contacting first and second metal layers; wherein (a) the first metal layer includes an active metal and the second metal includes an inert metal, and (b) the second metal layer directly contacts the free layer. Other embodiments are described herein.Type: GrantFiled: June 26, 2015Date of Patent: July 2, 2019Assignee: Intel CorporationInventors: Brian S. Doyle, Kaan Oguz, Kevin P. O'Brien, David L. Kencke, Elijah V. Karpov, Charles C. Kuo, Mark L. Doczy, Satyarth Suri, Robert S. Chau, Niloy Mukherjee, Prashant Majhi