Patents by Inventor Sean Steedman
Sean Steedman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10318457Abstract: An embedded system and method for controlling such are disclosed. The embedded system includes a direct memory controller comprising a plurality of channels, wherein a plurality of channel arbitration schemes are programmable, wherein the DMA controller is programmable to split a block data transfer on a specified channel into a plurality of separate data transfers, wherein a data transfer on a specified channel can be interrupted between separate data transfers of the data transfer.Type: GrantFiled: May 31, 2016Date of Patent: June 11, 2019Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Sean Steedman, Yong Yuenyongsgool, Jacobus Albertus van Eeden, David Otten, Naveen Raj, Prashanth Pulipaka, Prasanna Surakanti
-
Patent number: 10255073Abstract: An 8-bit microprocessor has a program memory having a 16-bit instruction word size and a data memory having an 8-bit data size. An instruction word has a payload size for an address of up to 12 bits. The microprocessor furthermore has a central processing unit coupled with the program memory and the data memory, a bank select register configured to select one of up to 64 memory banks, and an indirect addressing register operable to address up to 16KB of data memory. The CPU is configured to execute a first move instruction having two instruction words and being configured to only access the lower 4KB of the data memory and a second move instruction having three instruction words and configured to access the entire data memory.Type: GrantFiled: May 11, 2017Date of Patent: April 9, 2019Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Ashish Senapati, Sean Steedman, Brent Loertscher
-
Patent number: 10114776Abstract: A programmable system arbiter for granting access to a system bus among a plurality of arbiter clients and a central processing unit is disclosed. The programmable system arbiter may include one or more interrupt priority registers, each of the one or more interrupt priority registers associated with an interrupt type; and system arbitration logic operable to arbitrate access to the system bus among the plurality of arbiter clients and the CPU based at least on an analysis of a programmed priority order, the programmed priority order comprising a priority order for each of the plurality of arbiter clients, each of a plurality of operating modes of the central processing unit, and each of the one or more interrupt types.Type: GrantFiled: April 27, 2017Date of Patent: October 30, 2018Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Sean Steedman, Kevin Kilzer, Ashish Senapati, Justin Milks, Prashanth Pulipaka
-
Publication number: 20180121380Abstract: A programmable system arbiter for granting access to a system bus among a plurality of arbiter clients and a central processing unit is disclosed. The programmable system arbiter may include one or more interrupt priority registers, each of the one or more interrupt priority registers associated with an interrupt type; and system arbitration logic operable to arbitrate access to the system bus among the plurality of arbiter clients and the CPU based at least on an analysis of a programmed priority order, the programmed priority order comprising a priority order for each of the plurality of arbiter clients, each of a plurality of operating modes of the central processing unit, and each of the one or more interrupt types.Type: ApplicationFiled: April 27, 2017Publication date: May 3, 2018Applicant: Microchip Technology IncorporatedInventors: Sean Steedman, Kevin Kilzer, Ashish Senapati, Justin Milks, Prashanth Pulipaka
-
Publication number: 20170329611Abstract: An 8-bit microprocessor has a program memory having a 16-bit instruction word size and a data memory having an 8-bit data size. An instruction word has a payload size for an address of up to 12 bits. The microprocessor furthermore has a central processing unit coupled with the program memory and the data memory, a bank select register configured to select one of up to 64 memory banks, and an indirect addressing register operable to address up to 16 KB of data memory. The CPU is configured to execute a first move instruction having two instruction words and being configured to only access the lower 4 KB of the data memory and a second move instruction having three instruction words and configured to access the entire data memory.Type: ApplicationFiled: May 11, 2017Publication date: November 16, 2017Applicant: Microchip Technology IncorporatedInventors: Ashish Senapati, Sean Steedman, Brent Loertscher
-
Patent number: 9632526Abstract: A microcontroller has a numerical controlled oscillator receiving a primary clock signal and is configured to provide an internal system clock of the microcontroller. A method for operating a microcontroller performs the following steps: Selecting a primary clock signal from a plurality of clock signals; feeding the primary clock signal to a numerical controlled oscillator; configuring the numerical controlled oscillator to generate a numerical controlled clock signal; and providing the numerical controlled clock signal as an internal system clock for the microcontroller.Type: GrantFiled: November 22, 2013Date of Patent: April 25, 2017Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Sean Steedman, Fanie Duvenhage
-
Publication number: 20170052799Abstract: An integrated circuit device includes a first processing core operable to process a first instruction set, a second processing core operable to process a second instruction set different from the first instruction set, a plurality of peripheral devices, a memory and a switching circuit configured to couple the memory and the plurality of peripheral devices with either the first processing core or the second processing core depending on a configuration setting of the integrated circuit device.Type: ApplicationFiled: August 19, 2016Publication date: February 23, 2017Applicant: Microchip Technology IncorporatedInventor: Sean Steedman
-
Publication number: 20160350246Abstract: An embedded system and method for controlling such are disclosed. The embedded system includes a direct memory controller comprising a plurality of channels, wherein a plurality of channel arbitration schemes are programmable, wherein the DMA controller is programmable to split a block data transfer on a specified channel into a plurality of separate data transfers, wherein a data transfer on a specified channel can be interrupted between separate data transfers of the data transfer.Type: ApplicationFiled: May 31, 2016Publication date: December 1, 2016Applicant: Microchip Technology IncorporatedInventors: Sean Steedman, Yong Yuenyongsgool, Jacobus Albertus van Eeden, David Otten, Naveen Raj, Prashanth Pulipaka, Prasanna Surakanti
-
Patent number: 9467141Abstract: A microcontroller measures capacitance of capacitive sensors having guard rings associated therewith. A guard ring is provided around each capacitive sensor plate and is charged to substantially the same voltage as a voltage on the associated capacitive sensor plate. The guard ring reduces parasitic capacitances of the capacitive sensor plate caused by differences in voltage potentials between the capacitive sensor plate, and adjacent circuit conductors, ground planes and power planes. An analog output is buffered and coupled to an analog input coupled to the capacitive sensor plate, and is used to drive the guard ring voltage to substantially the same voltage as the voltage on the capacitive sensor plate.Type: GrantFiled: October 2, 2012Date of Patent: October 11, 2016Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Zeke Lundstrum, Keith Curtis, Burke Davison, Sean Steedman, Yann LeFaou
-
Patent number: 9450585Abstract: An apparatus for selecting a plurality of input signals from a plurality of y signals in a device has a switching matrix with a plurality of n to 1 mulitplexers, wherein each n to 1 multiplexer is assigned to a different input set of n of the y signals wherein a subset of less than n input signals of each set of input signals of each of the n to 1 multiplexers is also a subset of input signals of another n to 1 multiplexer.Type: GrantFiled: April 18, 2012Date of Patent: September 20, 2016Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Kevin Lee Kilzer, Sean Steedman, Jerrold S. Zdenek, Vivien N. Delport, Zeke Lundstrum, Fanie Duvenhage
-
Patent number: 9281808Abstract: An integrated circuit including a processor configured to operate off a supply voltage being applied at one of a plurality of external pins; and internal input/output circuitry configured to select between the supply voltage and at least one other supply voltage being applied at another of the plurality of external pins.Type: GrantFiled: March 6, 2014Date of Patent: March 8, 2016Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Sean Steedman, Fanie Duvenhage
-
Patent number: 9257980Abstract: A guard ring is provided around each capacitive sensor plate and charged to substantially the same voltage as a voltage on the capacitive sensor plate. The guard ring reduces parasitic capacitances of the capacitive sensor plate caused by differences in voltage potentials between the capacitive sensor plate, and adjacent circuit conductors, ground planes and power planes. Two digital outputs and associated voltage divider resistors are used to drive the guard ring voltage to substantially the same voltage as the voltage on the capacitive sensor plate.Type: GrantFiled: October 2, 2012Date of Patent: February 9, 2016Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Zeke Lundstrum, Keith Curtis, Burke Davison, Sean Steedman, Yann LeFaou
-
Patent number: 9252769Abstract: An analog-to-digital (ADC) controller is used in combination with a digital processor of a microcontroller to control the operation of capacitance measurements using the capacitive voltage division (CVD) method. The ADC controller handles the CVD measurement process instead of the digital processor having to run additional program steps for controlling charging and discharging of a capacitive touch sensor and sample and hold capacitor, then coupling these two capacitors together, and measuring the resulting voltage charge thereon in determining the capacitance thereof. The ADC controller may be programmable and its programmable parameters stored in registers.Type: GrantFiled: October 2, 2012Date of Patent: February 2, 2016Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Zeke Lundstrum, Keith Curtis, Burke Davison, Sean Steedman, Yann LeFaou
-
Patent number: 9195497Abstract: A microprocessor or microcontroller device may have a central processing unit (CPU), a data memory coupled with the CPU, wherein the data memory is divided into a plurality of memory banks, wherein a bank select register determines which memory bank is currently coupled with the CPU. Furthermore, a first and second set of special function registers are provided, wherein upon occurrence of a context switch either the first or the second set of special function register are selected as active context registers for the CPU and the respective other set of special function registers are selected as inactive context registers, wherein at least some of the registers of the active context registers are memory mapped to more than two memory banks of the data memory and wherein all registers of the inactive context registers are memory mapped to at least one memory location within the data memory.Type: GrantFiled: March 14, 2013Date of Patent: November 24, 2015Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Zeke Lundstrum, Fanie Duvenhage, Sean Steedman, Kevin Lee Kilzer, Joseph Julicher
-
Patent number: 9071264Abstract: An automated sequencer for a microcontroller is provided which makes a CVD conversion process a hardware function. The sequencer controls the charging/discharging of the sensor and ADC sample-and-hold capacitances, as well as the voltage division process. It also initiates the ADC conversion, with an optional second conversion for greater resolution, or a differential conversion.Type: GrantFiled: October 4, 2012Date of Patent: June 30, 2015Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Zeke Lundstrum, Keith Curtis, Burke Davison, Sean Steedman, Yann LeFaou
-
Publication number: 20150019775Abstract: A microcontroller has a housing with external pins and an integrated debugging interface using only a single signal pin. In a method for operating a microcontroller as described above, the method includes the step of debugging or programming the microcontroller using only a single signal pin of the external pins.Type: ApplicationFiled: March 5, 2014Publication date: January 15, 2015Inventors: Kevin Kilzer, Sean Steedman
-
Patent number: 8847802Abstract: An ADC module includes an analog to digital converter coupled with an analog bus, wherein the an analog to digital converter comprises a main sample and hold capacitor; and a plurality of additional sample and hold capacitances which can be programmably coupled in parallel with said main sample and hold capacitance.Type: GrantFiled: October 4, 2012Date of Patent: September 30, 2014Assignee: Microchip Technology IncorporatedInventors: Zeke Lundstrum, Keith Curtis, Burke Davison, Sean Steedman, Yann LeFaou
-
Publication number: 20140253212Abstract: An integrated circuit including a processor configured to operate off a supply voltage being applied at one of a plurality of external pins; and internal input/output circuitry configured to select between the supply voltage and at least one other supply voltage being applied at another of the plurality of external pins.Type: ApplicationFiled: March 6, 2014Publication date: September 11, 2014Inventors: Sean Steedman, Fanie Duvenhage
-
Patent number: 8799552Abstract: An instruction set for a microcontroller with a data memory divided into a plurality of memory banks wherein the data memory has more than one memory bank of the plurality of memory banks that form a block of linear data memory to which no special function registers are mapped, a bank select register which is not mapped to the data memory for selecting a memory bank, and with an indirect access register mapped to at least one memory bank, wherein the instruction set includes a plurality of instructions operable to directly address all memory locations within a selected bank, at least one instruction that provides access to the bank select register, and at least one instruction performing an indirect address to the data memory using the indirect access register.Type: GrantFiled: February 8, 2010Date of Patent: August 5, 2014Assignee: Microchip Technology IncorporatedInventors: Zeke R. Lundstrum, Vivien Delport, Sean Steedman, Joseph Julicher
-
Patent number: 8793426Abstract: A microcontroller has a data memory divided into a plurality of memory banks, an address multiplexer for providing an address to the data memory, an instruction register providing a first partial address to a first input of the address multiplexer, a bank select register which is not mapped to the data memory for providing a second partial address to a the first input of the address multiplexer, and a plurality of special function registers mapped to the data memory, wherein the plurality of special function registers comprises an indirect access register coupled with a second input of the address multiplexer, and wherein the data memory comprises more than one memory bank of the plurality of memory banks that form a block of linear data memory to which no special function registers are mapped.Type: GrantFiled: February 8, 2010Date of Patent: July 29, 2014Assignee: Microchip Technology IncorporatedInventors: Zeke R. Lundstrum, Vivien Delport, Sean Steedman, Joseph Julicher