Patents by Inventor Seiji Noguchi
Seiji Noguchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11488951Abstract: Provided is a semiconductor device, comprising: a semiconductor substrate; a transistor portion including an emitter region on the top of the semiconductor substrate; a diode portion including a cathode region on the bottom of the semiconductor substrate and a second conductivity type overlap region in a region other than the cathode region and arranged alongside to the transistor portion a preset arrangement direction on the top of the semiconductor substrate; and an interlayer dielectric film provided between the semiconductor substrate and an emitter electrode and including a contact hole for connecting the emitter electrode and the diode portion. The overlap region is provided to have a first length between the end of the emitter region and the end of the cathode region and a second length, which is shorter than the first length, between the end of the contact hole and the end of the cathode region.Type: GrantFiled: January 26, 2021Date of Patent: November 1, 2022Assignee: FUJI ELECTRIC CO., LTD.Inventors: Yosuke Sakurai, Seiji Noguchi, Toru Ajiki
-
Publication number: 20220328313Abstract: Provided is a semiconductor device provided with an IGBT, comprising: a semiconductor substrate having upper and lower surfaces, throughout which bulk donors are distributed; a hydrogen peak including a local maximum arranged 25 ?m or more away from the lower surface of the semiconductor substrate in a depth direction, at which a hydrogen chemical concentration shows a local maximum value; an upper tail where the hydrogen chemical concentration decreases in a direction from the local maximum toward the upper surface; and a lower tail where the hydrogen chemical concentration decreases in a direction from the local maximum toward the lower surface more gradually than the upper tail; and a first high concentration region having a donor concentration higher than a bulk donor concentration and including a region extending for 4 ?m or more in a direction from the local maximum of the hydrogen peak toward the upper surface.Type: ApplicationFiled: March 24, 2022Publication date: October 13, 2022Inventors: Yosuke SAKURAI, Seiji NOGUCHI, Takashi YOSHIMURA, Hiroshi TAKISHITA, Misaki UCHIDA
-
Publication number: 20220277959Abstract: A semiconductor device comprising a semiconductor substrate including an upper surface and a lower surface wherein a donor concentration of a drift region is higher than a base doping concentration of the semiconductor substrate, entirely over the drift region in a depth direction connecting the upper surface and the lower surface is provided.Type: ApplicationFiled: May 18, 2022Publication date: September 1, 2022Inventors: Yasunori AGATA, Takashi YOSHIMURA, Hiroshi TAKISHITA, Misaki MEGURO, Naoko KODAMA, Yoshihiro IKURA, Seiji NOGUCHI, Yuichi HARADA, Yosuke SAKURAI
-
Publication number: 20220216314Abstract: There is provided a semiconductor device including: a drift region of a first conductivity type disposed in a semiconductor substrate; a base region of a second conductivity type disposed above the drift region; an emitter region of the first conductivity type disposed above the base region; a plurality of trench portions arrayed in a predetermined array direction on a front surface side of the semiconductor substrate; a trench contact disposed on the front surface side of the semiconductor substrate between two adjacent trench portions; and a contact layer of the second conductivity type disposed under the trench contact and having a higher doping concentration than the base region, wherein a lower end of the trench contact is deeper than a lower end of the emitter region, and the emitter region and the contact layer are in contact with each other at a side wall of the trench contact.Type: ApplicationFiled: March 22, 2022Publication date: July 7, 2022Inventors: Yuichi HARADA, Seiji NOGUCHI, Norihiro KOMIYAMA, Yoshihiro IKURA, Yosuke SAKURAI
-
Publication number: 20220181472Abstract: Provided is a semiconductor device comprising: a semiconductor substrate provided with a drift region; a buffer region arranged between the drift region and the lower surface, wherein a doping concentration distribution has three or more concentration peaks; and a collector region arranged between the buffer region and the lower surface, wherein the three or more concentration peaks in the buffer region include: a first concentration peak closest to the lower surface; a second concentration peak closest, next to the first concentration peak, to the lower surface, arranged 5 ?m or more distant from the lower surface in the depth direction, and having a doping concentration lower than the first concentration peak, the doping concentration being less than 1.0×1015/cm3; and a high concentration peak arranged farther from the lower surface than the second concentration peak, and having a higher doping concentration than the second concentration peak.Type: ApplicationFiled: February 23, 2022Publication date: June 9, 2022Inventors: Yoshiharu KATO, Yosuke SAKURAI, Seiji NOGUCHI, Takashi YOSHIMURA
-
Patent number: 11342186Abstract: A semiconductor device wherein a hydrogen concentration distribution has a first hydrogen concentration peak and a second hydrogen concentration peak and a donor concentration distribution has a first donor concentration peak and a second donor concentration peak in a depth direction, wherein the first hydrogen concentration peak and the first donor concentration peak are placed at a first depth and the second hydrogen concentration peak and the second donor concentration peak are placed at a second depth deeper than the first depth relative to the lower surface is provided.Type: GrantFiled: September 28, 2020Date of Patent: May 24, 2022Assignee: FUJI ELECTRIC CO., LTD.Inventors: Yasunori Agata, Takashi Yoshimura, Hiroshi Takishita, Misaki Meguro, Naoko Kodama, Yoshihiro Ikura, Seiji Noguchi, Yuichi Harada, Yosuke Sakurai
-
Publication number: 20220140121Abstract: A plug electrode is subject to etch back to remain in a contact hole and expose a barrier metal on a top surface of an interlayer insulating film. The barrier metal is subject to etch back, exposing the top surface of the interlayer insulating film. Remaining element structures are formed. After lifetime is controlled by irradiation of helium or an electron beam, hydrogen annealing is performed. During the hydrogen annealing, the barrier metal is not present on the interlayer insulating film covering a gate electrode, enabling hydrogen atoms to reach a mesa part, whereby lattice defects generated in the mesa part by the irradiation of helium or an electron beam are recovered, recovering the gate threshold voltage. Thus, predetermined characteristics of a semiconductor device having a structure where a plug electrode is provided in a contact hole, via barrier metal are easily and stably obtained when lifetime control is performed.Type: ApplicationFiled: January 19, 2022Publication date: May 5, 2022Applicants: FUJI ELECTRIC CO., LTD., DENSO CORPORATIONInventors: Hiroshi MIYATA, Seiji NOGUCHI, Souichi YOSHIDA, Hiromitsu TANABE, Kenji KOUNO, Yasushi OKURA
-
Patent number: 11264490Abstract: A plug electrode is subject to etch back to remain in a contact hole and expose a barrier metal on a top surface of an interlayer insulating film. The barrier metal is subject to etch back, exposing the top surface of the interlayer insulating film. Remaining element structures are formed. After lifetime is controlled by irradiation of helium or an electron beam, hydrogen annealing is performed. During the hydrogen annealing, the barrier metal is not present on the interlayer insulating film covering a gate electrode, enabling hydrogen atoms to reach a mesa part, whereby lattice defects generated in the mesa part by the irradiation of helium or an electron beam are recovered, recovering the gate threshold voltage. Thus, predetermined characteristics of a semiconductor device having a structure where a plug electrode is provided in a contact hole, via barrier metal are easily and stably obtained when lifetime control is performed.Type: GrantFiled: November 29, 2018Date of Patent: March 1, 2022Assignees: FUJI ELECTRIC CO., LTD., DENSO CORPORATIONInventors: Hiroshi Miyata, Seiji Noguchi, Souichi Yoshida, Hiromitsu Tanabe, Kenji Kouno, Yasushi Okura
-
Publication number: 20210376132Abstract: A semiconductor device includes a plurality of first trenches each having a stripe-shape, extending in parallel to each other, a first mesa region, a second mesa region, a first interlayer insulating film covering the first mesa region and the second mesa region, and a first contact hole penetrating the first interlayer insulating film to the first mesa region, and extending along a longitudinal direction of the first trenches. The first mesa region includes emitter regions of a first conductivity type periodically provided along the longitudinal direction of the first trenches in a plan view, contact regions of a second conductivity type provided such that each of the emitter regions is interposed between the contact regions along the longitudinal direction in the plan view, and a base region of the second conductivity type provided immediately below the emitter regions and the contact regions.Type: ApplicationFiled: August 16, 2021Publication date: December 2, 2021Applicant: FUJI ELECTRIC CO., LTD.Inventors: Hitoshi ABE, Hiroshi MIYATA, Hidenori TAKAHASHI, Seiji NOGUCHI, Naoya SHIMADA
-
Publication number: 20210320195Abstract: Provided is a semiconductor device that has a plurality of gate trench portions electrically connected to a gate electrode, and a plurality of dummy trench portions electrically connected to an emitter electrode, and includes a first trench group that includes one gate trench portion and two dummy trench portions adjacent to the gate trench portion and adjacent to each other, and a second trench group that includes two gate trench portions adjacent to each other.Type: ApplicationFiled: June 24, 2021Publication date: October 14, 2021Inventors: Yuichi HARADA, Seiji NOGUCHI, Norihiro KOMIYAMA, Yoshihiro IKURA, Yosuke SAKURAI
-
Patent number: 11127844Abstract: A semiconductor device includes: a drift layer; a mesa region that is interposed between adjacent trenches on the drift layer; a gate electrode buried in each trench through a gate insulating film; a base region of buried in the mesa region; a plurality of emitter regions that are periodically buried in a surface layer portion of the base region along a longer direction of the trench; and contact regions that are alternately buried in the longer direction together with the emitter regions such that each emitter region is interposed between the contact regions, are deeper than the emitter region, and extend immediately below the emitter region so as to be separated from each other, a contact-region contact-width in the longer direction defined in a surface of the contact region being less than an emitter-region contact-width in the longer direction defined in a surface of the emitter region.Type: GrantFiled: January 26, 2017Date of Patent: September 21, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventors: Hitoshi Abe, Hiroshi Miyata, Hidenori Takahashi, Seiji Noguchi, Naoya Shimada
-
Patent number: 11081576Abstract: A method of manufacturing an insulated-gate semiconductor device, includes: digging a gate trench and a dummy trench; burying a dummy electrode in the dummy trench via a gate insulating film and burying a gate electrode in the gate trench via the gate insulating film; exposing an upper portion of the dummy electrode and selectively forming an insulating film for testing so as to cover the gate electrode; depositing a conductive film for testing on the dummy electrode and the insulating film for testing; and selectively testing an insulating property of the gate insulating film in the dummy trench by applying a voltage between the conductive film for testing and the charge transport, region.Type: GrantFiled: December 24, 2019Date of Patent: August 3, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventors: Takamasa Ishikawa, Seiji Noguchi
-
Patent number: 11063143Abstract: A method of manufacturing an insulated-gate semiconductor device includes: digging a dummy trench and digging a gate trench so as to have a U-like shape in a planar pattern to surround the dummy trench into the U-like shape; forming a dummy electrode and a gate electrode in the dummy trench and the gate trench via a gate insulating film; forming a projection for testing connected to the dummy electrode via an opening of the U-like shape and a wiring layer for testing; and testing an insulating property of the gate insulating film in the dummy trench by applying a voltage between the wiring layer for testing and a charge transport region.Type: GrantFiled: January 27, 2020Date of Patent: July 13, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventors: Takamasa Ishikawa, Noriaki Yao, Seiji Noguchi
-
Publication number: 20210151430Abstract: Provided is a semiconductor device, comprising: a semiconductor substrate; a transistor portion including an emitter region on the top of the semiconductor substrate; a diode portion including a cathode region on the bottom of the semiconductor substrate and a second conductivity type overlap region in a region other than the cathode region and arranged alongside to the transistor portion a preset arrangement direction on the top of the semiconductor substrate; and an interlayer dielectric film provided between the semiconductor substrate and an emitter electrode and including a contact hole for connecting the emitter electrode and the diode portion. The overlap region is provided to have a first length between the end of the emitter region and the end of the cathode region and a second length, which is shorter than the first length, between the end of the contact hole and the end of the cathode region.Type: ApplicationFiled: January 26, 2021Publication date: May 20, 2021Inventors: Yosuke SAKURAI, Seiji NOGUCHI, Toru AJIKI
-
Publication number: 20210082702Abstract: A semiconductor device wherein a hydrogen concentration distribution has a first hydrogen concentration peak and a second hydrogen concentration peak and a donor concentration distribution has a first donor concentration peak and a second donor concentration peak in a depth direction, wherein the first hydrogen concentration peak and the first donor concentration peak are placed at a first depth and the second hydrogen concentration peak and the second donor concentration peak are placed at a second depth deeper than the first depth relative to the lower surface is provided.Type: ApplicationFiled: September 28, 2020Publication date: March 18, 2021Inventors: Yasunori AGATA, Takashi YOSHIMURA, Hiroshi TAKISHITA, Misaki MEGURO, Naoko KODAMA, Yoshihiro IKURA, Seiji NOGUCHI, Yuichi HARADA, Yosuke SAKURAI
-
Publication number: 20200287029Abstract: A method of manufacturing an insulated-gate semiconductor device includes: digging a dummy trench and digging a gate trench so as to have a U-like shape in a planar pattern to surround the dummy trench into the U-like shape; forming a dummy electrode and a gate electrode in the dummy trench and the gate trench via a gate insulating film; forming a projection for testing connected to the dummy electrode via an opening of the U-like shape and a wiring layer for testing; and testing an insulating property of the gate insulating film in the dummy trench by applying a voltage between the wiring layer for testing and a charge transport region.Type: ApplicationFiled: January 27, 2020Publication date: September 10, 2020Applicant: FUJI ELECTRIC CO., LTD.Inventors: Takamasa ISHIKAWA, Noriaki Yao, Seiji Noguchi
-
Publication number: 20200273971Abstract: A method of manufacturing an insulated-gate semiconductor device, includes: digging a gate trench and a dummy trench; burying a dummy electrode in the dummy trench via a gate insulating film and burying a gate electrode in the gate trench via the gate insulating film; exposing an upper portion of the dummy electrode and selectively forming an insulating film for testing so as to cover the gate electrode; depositing a conductive film for testing on the dummy electrode and the insulating film for testing; and selectively testing an insulating property of the gate insulating film in the dummy trench by applying a voltage between the conductive film for testing and the charge transport, region.Type: ApplicationFiled: December 24, 2019Publication date: August 27, 2020Applicant: FUJI ELECTRIC CO., LTD.Inventors: Takamasa ISHIKAWA, Seiji NOGUCHI
-
Patent number: 10629678Abstract: A method of manufacturing a semiconductor device having an insulated gate bipolar transistor portion and a freewheeling diode portion. The method includes introducing an impurity to a rear surface of a semiconductor substrate, performing first heat treating to activate the impurity to form a field stop layer, performing a first irradiation to irradiate light ions from the rear surface of semiconductor substrate to form, in the semiconductor substrate, a first low-lifetime region, performing a second irradiation to irradiate the light ions from the rear surface of the semiconductor substrate to form, in the field stop layer, a second low-lifetime region, and performing second heat treating to reduce a density of defects generated in the field stop layer when the second irradiation is performed. Each of the first and second low-lifetime regions has a carrier lifetime thereof shorter than that of any region of the semiconductor device other than the first and second low-lifetime regions.Type: GrantFiled: August 25, 2017Date of Patent: April 21, 2020Assignees: FUJI ELECTRIC CO., LTD., DENSO CORPORATIONInventors: Souichi Yoshida, Seiji Noguchi, Kenji Kouno, Hiromitsu Tanabe
-
Patent number: 10580853Abstract: A method of manufacturing a semiconductor device having an insulated gate bipolar transistor portion and a freewheeling diode portion. The method includes introducing an impurity to a rear surface of a semiconductor substrate, performing first heat treating to activate the impurity to form a field stop layer, performing a first irradiation to irradiate light ions from the rear surface of semiconductor substrate to form, in the semiconductor substrate, a first low-lifetime region, performing a second irradiation to irradiate the light ions from the rear surface of the semiconductor substrate to form, in the field stop layer, a second low-lifetime region, and performing second heat treating to reduce a density of defects generated in the field stop layer when the second irradiation is performed. Each of the first and second low-lifetime regions has a carrier lifetime thereof shorter than that of any region of the semiconductor device other than the first and second low-lifetime regions.Type: GrantFiled: August 25, 2017Date of Patent: March 3, 2020Assignees: FUJI ELECTRIC CO., LTD., DENSO CORPORATIONInventors: Souichi Yoshida, Seiji Noguchi, Kenji Kouno, Hiromitsu Tanabe
-
Publication number: 20190097030Abstract: A plug electrode is subject to etch back to remain in a contact hole and expose a barrier metal on a top surface of an interlayer insulating film. The barrier metal is subject to etch back, exposing the top surface of the interlayer insulating film. Remaining element structures are formed. After lifetime is controlled by irradiation of helium or an electron beam, hydrogen annealing is performed. During the hydrogen annealing, the barrier metal is not present on the interlayer insulating film covering a gate electrode, enabling hydrogen atoms to reach a mesa part, whereby lattice defects generated in the mesa part by the irradiation of helium or an electron beam are recovered, recovering the gate threshold voltage. Thus, predetermined characteristics of a semiconductor device having a structure where a plug electrode is provided in a contact hole, via barrier metal are easily and stably obtained when lifetime control is performed.Type: ApplicationFiled: November 29, 2018Publication date: March 28, 2019Applicants: FUJI ELECTRIC CO., LTD., DENSO CORPORATIONInventors: Hiroshi Miyata, Seiji Noguchi, Souichi Yoshida, Hiromitsu Tanabe, Kenji Kouno, Yasushi Okura