Patents by Inventor Seizo Kakimoto
Seizo Kakimoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040115883Abstract: A memory film operable at a low voltage and a method of manufacturing the memory film; the method, comprising the steps of forming a first insulation film (112) on a semiconductor substrate (111) forming a first electrode, forming a first conductor film (113) on the first insulation film (112), forming a second insulation film (112B) on the surface of the first conductor film (113), forming a third insulation film containing conductor particulates (114, 115) on the second insulation film (112B), and forming a second conductor film forming a second electrode on the third insulation film.Type: ApplicationFiled: February 6, 2004Publication date: June 17, 2004Inventors: Hiroshi Iwata, Akihide Shibata, Nobutoshi Arai, Takayuki Ogura, Kouichirou Adachi, Seizo Kakimoto, Yukio Yasuda, Shigeaki Zaima, Akira Sakai
-
Publication number: 20040108512Abstract: There is provided a semiconductor storage device capable of high integration. On a top surface of a semiconductor substrate, a plurality of device isolation regions (16) each extending and meandering in a lateral direction are formed so as to be arrayed with respect to a longitudinal direction, by which active regions are defined between neighboring ones of the device isolation regions (16), respectively. Dopant diffusion regions (source or drain) are formed at individual turnover portions (corresponding to contacts (14), (15)), respectively, of the meanders within the active regions. A plurality of word lines (11) extending straight in the longitudinal direction run on the channel regions within the active regions via a film having memory function, respectively. A first bit line (12) extending straight in the lateral direction runs on the dopant diffusion region (corresponding to contact (14)) provided at a crest-side turnover portion.Type: ApplicationFiled: October 22, 2003Publication date: June 10, 2004Inventors: Hiroshi Iwata, Akihide Shibata, Seizo Kakimoto
-
Publication number: 20040079999Abstract: There is provided a semiconductor device including DTMOS and a substrate variable-bias transistor and a portable electronic device both operable with reduced power consumption. N-type deep well regions (12) are formed in one P-type semiconductor substrate (11). The N-type deep well regions (12, 12) are electrically isolated by the P-type semiconductor substrate (11). Over the N-type deep well regions (12), a P-type deep well region (13) and a P-type shallow well region (15) are formed to fabricate an N-type substrate variable-bias transistor (26). Over the N-type deep well region (12), an N-type shallow well region (14) is formed to fabricate a P-type substrate variable-bias transistor (25). Further a P-type DTMOS (28) and an N-type DTMOD (27) are fabricated.Type: ApplicationFiled: July 31, 2003Publication date: April 29, 2004Inventors: Akihide Shibata, Hiroshi Iwata, Seizo Kakimoto
-
Publication number: 20040065901Abstract: The yield of a semiconductor device is improved which has a large-scale logic circuit or which has both a logic circuit and a memory. A basic circuit block (1) is provided with an input/output circuit (2). A transmission line (3) and a branch line (4) connect the input/output circuits (2) so that information can be exchanged through the input/output circuits (2) between one basic circuit block (1) and another basic circuit block (1). The memory in each basic circuit block (1) or in each input/output circuit (2) can be programmed from the outside to designate the destination of a signal. By thus changing the program in the memory, the transmission destination of a signal can be changed to give various functions efficiently with a limited circuit scale. Moreover, if a basic circuit block fails another basic circuit block substitutes for it to improve the yield drastically.Type: ApplicationFiled: August 12, 2003Publication date: April 8, 2004Inventors: Hiroshi Iwata, Tomohisa Okuno, Akihide Shibata, Seizo Kakimoto
-
Publication number: 20040026743Abstract: There is provided a semiconductor device of low power consumption and high reliability having DTMOS' and substrate-bias variable transistors, and portable electronic equipment using the semiconductor device. On a semiconductor substrate (11), trilayer well regions (12, 14, 16; 13, 15, 16) are formed, and DTMOS' (29, 30) and substrate-bias variable transistors (27, 28) are provided in the shallow well regions (16, 17). Large-width device isolation regions (181, 182, 183) are provided at boundaries forming PNP, NPN or NPNP structures, where a small-width device isolation region (18) is provided on condition that well regions on both sides are of an identical conductive type. Thus, a plurality of well regions of individual conductive types where substrate-bias variable transistors (27, 28) of individual conductive types are provided can be made electrically independent of one another, allowing the power consumption to be reduced. Besides, the latch-up phenomenon can be suppressed.Type: ApplicationFiled: May 16, 2003Publication date: February 12, 2004Inventors: Akihide Shibata, Hiroshi Iwata, Seizo Kakimoto
-
Patent number: 6682966Abstract: A semiconductor device according to the present invention includes a semiconductor substrate; device isolation regions provided in the semiconductor substrate; a first conductivity type semiconductor layer provided between the device isolation regions; a gate insulating layer provided on an active region of the first conductivity type semiconductor layer; a gate electrode provided on the gate insulating layer; gate electrode side wall insulating layers provided on side walls of the gate electrode; and second conductivity type semiconductor layers provided adjacent to the gate electrode side wall insulating layers so as to cover a portion of the corresponding device isolation region, the second conductivity type semiconductor layers acting as a source region and/or a drain region. The gate electrode and the first conductivity type semiconductor layer are electrically connected to each other.Type: GrantFiled: June 17, 2002Date of Patent: January 27, 2004Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Seizo Kakimoto, Masayuki Nakano, Kouichiro Adachi
-
Publication number: 20040012068Abstract: A semiconductor device having a two-layer well structure and a small margin required at the boundary of a well region and comprising a substrate-bias variable transistor and a DTMOS. Field effect transistors (223) are formed on a P-type shallow well region (212). The depth of a shallow device isolation region (214) on the P-type shallow well region (212) is less than the depth of the junction between an N-type deep well region (227) and the P-type shallow well region (212). Therefore the field effect transistors (223) share the P-type shallow well region (212). The P-type shallow well regions (212) independently of each other are easily formed since they are isolated from each other by a deep device isolation region (226) and the N-type deep well region (227).Type: ApplicationFiled: April 23, 2003Publication date: January 22, 2004Inventors: Hiroshi Iwata, Akihide Shibata, Seizo Kakimoto
-
Patent number: 6656799Abstract: A semiconductor device having a device separation region and an active region includes a gate oxide film, a source/drain region, and an electrode which is electrically coupled to the source/drain region. The active region is in contact with the gate oxide film at a first face, a portion of the source/drain regions being located above the first face. The electrode is in contact with the source/drain region at a second face, the second face constituting an angle with respect to the first face.Type: GrantFiled: December 19, 2002Date of Patent: December 2, 2003Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Seizo Kakimoto, Masayuki Nakano, Kouichiro Adachi
-
Patent number: 6580095Abstract: A circuit-containing photodetector is provided which can have a high sensitivity and response to light of a short wavelength and can be manufactured in a good yield. The circuit-containing photodetector includes a semiconductor substrate, a semiconductor layer formed thereon, and a conductive impurity region formed in the semiconductor layer for transmitting a signal. In the semiconductor layer, a trench is formed to have a depth to reach the substrate. An impurity region of a photodetector element is formed at the surface of the semiconductor substrate exposed at the bottom of the trench. A signal processing circuit for processing an electric signal from the photodetector element is formed on the semiconductor layer. The conductive impurity region for transmitting the electric signal from the photodetector element is formed to extend from the bottom of the trench to the upper surface of the semiconductor layer.Type: GrantFiled: June 7, 2001Date of Patent: June 17, 2003Assignee: Sharp Kabushiki KaishaInventors: Yoshihiko Tani, Shigeki Hayashida, Tatsuya Morioka, Seizo Kakimoto, Toshihiko Fukushima
-
Publication number: 20030107079Abstract: A semiconductor device having a device separation region and an active region includes a gate oxide film, a source/drain region, and an electrode which is electrically coupled to the source/drain region. The active region is in contact with the gate oxide film at a first face, a portion of the source/drain regions being located above the first face. The electrode is in contact with the source/drain region at a second face, the second face constituting an angle with respect to the first face.Type: ApplicationFiled: December 19, 2002Publication date: June 12, 2003Applicant: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Seizo Kakimoto, Masayuki Nakano, Kouichiro Adachi
-
Publication number: 20030107103Abstract: A semiconductor device with dynamic threshold transistors includes a complex element isolation region composed of a shallow element isolation region made of shallow trench isolation and deep element isolation regions provided on both sides of the shallow element isolation region. Since the shallow element isolation region is made of the shallow trench isolation, Bird's beak in the shallow element isolation region is small. This prevents off leakage failure due to stress caused by the bird's beak. The deep element isolation region has an approximately constant width which allows the complex element isolation region to be wide.Type: ApplicationFiled: December 19, 2002Publication date: June 12, 2003Applicant: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Akihide Shibata, Seizo Kakimoto
-
Publication number: 20030089932Abstract: A semiconductor device 1910 comprises a semiconductor substrate 100 including an isolation region 101 and an active region 102, a gate electrode 104 provided on the active region 102 via a gate insulating film 103, part of a side of the gate electrode 104 being covered with a gate electrode side wall insulating film 105, and a source region 106 and a drain region 106 provided on opposite sides of the gate electrode 104 via the gate electrode side wall insulating film 105. At least one of the source region 106 and the drain region 106 has a second surface for contacting a contact conductor. The second surface is tilted with respect to a first surface A-A′. An angle between the second surface and a surface of the isolation region is 80 degrees or less.Type: ApplicationFiled: August 12, 2002Publication date: May 15, 2003Inventors: Hiroshi Iwata, Akihide Shibata, Seizo Kakimoto, Kouichiro Adachi, Masayuki Nakano
-
Patent number: 6515340Abstract: A semiconductor device having a device separation region and an active region includes a gate oxide film, a source/drain region, and an electrode which is electrically coupled to the source/drain region. The active region is in contact with the gate oxide film at a first face, a portion of the source/drain regions being located above the first face. The electrode is in contact with the source/drain region at a second face, the second face constituting an angle with respect to the first face.Type: GrantFiled: July 31, 2001Date of Patent: February 4, 2003Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Seizo Kakimoto, Masayuki Nakano, Kouichiro Adachi
-
Patent number: 6509615Abstract: A semiconductor device with dynamic threshold transistors includes a complex element isolation region composed of a shallow element isolation region made of shallow trench isolation and deep element isolation regions provided on both sides of the shallow element isolation region. Since the shallow element isolation region is made of the shallow trench isolation, bird's beak in the shallow element isolation region is small. This prevents off leakage failure due to stress caused by the bird's beak. The deep element isolation region has an approximately constant width which allows the complex element isolation region to be wide.Type: GrantFiled: February 8, 2002Date of Patent: January 21, 2003Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Akihide Shibata, Seizo Kakimoto
-
Publication number: 20020175374Abstract: A semiconductor device according to the present invention includes a semiconductor substrate; device isolation regions provided in the semiconductor substrate; a first conductivity type semiconductor layer provided between the device isolation regions; a gate insulating layer provided on an active region of the first conductivity type semiconductor layer; a gate electrode provided on the gate insulating layer; gate electrode side wall insulating layers provided on side walls of the gate electrode; and second conductivity type semiconductor layers provided adjacent to the gate electrode side wall insulating layers so as to cover a portion of the corresponding device isolation region, the second conductivity type semiconductor layers acting as a source region and/or a drain region. The gate electrode and the first conductivity type semiconductor layer are electrically connected to each other.Type: ApplicationFiled: June 17, 2002Publication date: November 28, 2002Applicant: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Seizo Kakimoto, Masayuki Nakano, Kouichiro Adachi
-
Publication number: 20020105034Abstract: A semiconductor device with dynamic threshold transistors includes a complex element isolation region composed of a shallow element isolation region made of shallow trench isolation and deep element isolation regions provided on both sides of the shallow element isolation region. Since the shallow element isolation region is made of the shallow trench isolation, Bird's beak in the shallow element isolation region is small. This prevents off leakage failure due to stress caused by the bird's beak. The deep element isolation region has an approximately constant width which allows the complex element isolation region to be wide.Type: ApplicationFiled: February 8, 2002Publication date: August 8, 2002Inventors: Hiroshi Iwata, Akihide Shibata, Seizo Kakimoto
-
Patent number: 6426532Abstract: A semiconductor device according to the present invention includes a semiconductor substrate; device isolation regions provided in the semiconductor substrate; a first conductivity type semiconductor layer provided between the device isolation regions; a gate insulating layer provided on an active region of the first conductivity type semiconductor layer; a gate electrode provided on the gate insulating layer; gate electrode side wall insulating layers provided on side walls of the gate electrode; and second conductivity type semiconductor layers provided adjacent to the gate electrode side wall insulating layers so as to cover a portion of the corresponding device isolation region, the second conductivity type semiconductor layers acting as a source region and/or a drain region. The gate electrode and the first conductivity type semiconductor layer are electrically connected to each other.Type: GrantFiled: April 19, 2001Date of Patent: July 30, 2002Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Seizo Kakimoto, Masayuki Nakano, Kouichiro Adachi
-
Publication number: 20020047175Abstract: A circuit-containing photodetector is provided which can have a high sensitivity and response to light of a short wavelength and can be manufactured in a good yield. The circuit-containing photodetector includes a semiconductor substrate, a semiconductor layer formed thereon, and a conductive impurity region formed in the semiconductor layer for transmitting a signal. In the semiconductor layer, a trench is formed to have a depth to reach the substrate. An impurity region of a photodetector element is formed at the surface of the semiconductor substrate exposed at the bottom of the trench. A signal processing circuit for processing an electric signal from the photodetector element is formed on the semiconductor layer. The conductive impurity region for transmitting the electric signal from the photodetector element is formed to extend from the bottom of the trench to the upper surface of the semiconductor layer.Type: ApplicationFiled: June 7, 2001Publication date: April 25, 2002Inventors: Yoshihiko Tani, Shigeki Hayashida, Tatsuya Morioka, Seizo Kakimoto, Toshihiko Fukushima
-
Publication number: 20020027255Abstract: A semiconductor device having a device separation region and an active region includes a gate oxide film, a source/drain region, and an electrode which is electrically coupled to the source/drain region. The active region is in contact with the gate oxide film at a first face, a portion of the source/drain regions being located above the first face. The electrode is in contact with the source/drain region at a second face, the second face constituting an angle with respect to the first face.Type: ApplicationFiled: July 31, 2001Publication date: March 7, 2002Applicant: SHARP KABUSHIKI KAISHAInventors: Hiroshi Iwata, Seizo Kakimoto, Masayuki Nakano, Kouichiro Adachi
-
Patent number: 6297114Abstract: A semiconductor device having a gate electrode on a Si-substrate through a gate oxide film; a first impurity diffusion region having a conductivity type reversed to a well which will form a part of source and drain regions in the two opposing sides of the gate electrode through gate electrode sidewall dielectric films; a second impurity diffusion region having the same conductivity type as the first impurity diffusion region beneath the gate electrode sidewall dielectric film, touching a channel region directly below the gate electrode and being shallower than the first impurity diffusion region; a titanium silicide film on the gate electrode and the surface of the Si-substrate of the first impurity diffusion region in the two opposing sides of the gate electrode sidewall dielectric film; and a third impurity diffusion region, formed in the first impurity diffusion region, having a higher concentration than the first impurity diffusion region and the same conductivity type as the first and second impurity difType: GrantFiled: December 4, 1998Date of Patent: October 2, 2001Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Masayuki Nakano, Seizo Kakimoto, Kouichirou Adachi, Satoshi Morishita