Patents by Inventor Seshadri Ganguli
Seshadri Ganguli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250006499Abstract: Methods of manufacturing and processing semiconductor devices (i.e., electronic devices) are described. Embodiments of the disclosure advantageously provide electronic devices which comprise an integrated dipole region to meet reduced thickness and lower thermal budget requirements. The electronic devices described herein comprise a source region, a drain region, and a channel separating the source region and the drain region, and a dipole region having an interfacial layer, a metal film substantially free of non-metal atoms on the interfacial layer, and a high-? dielectric layer on the metal film. In some embodiments, the dipole region of the electronic devices comprises an interfacial layer, a high-? dielectric layer on the interfacial layer, and a metal film on the high-? dielectric layer. In some embodiments, the methods comprise annealing the substrate to drive particles of metal from the metal film into one or more of the interfacial layer or the high-? dielectric layer.Type: ApplicationFiled: September 4, 2024Publication date: January 2, 2025Applicant: Applied Materials, Inc.Inventors: Srinivas Gandikota, Yixiong Yang, Steven C.H. Hung, Tianyi Huang, Seshadri Ganguli
-
Publication number: 20240360557Abstract: Methods for depositing metal films using a metal halide and metal organic precursors are described. The substrate is exposed to a first metal precursor and a second metal precursor to form the metal film. The exposures can be sequential or simultaneous. The metal films are relatively pure with a low carbon content.Type: ApplicationFiled: April 25, 2023Publication date: October 31, 2024Applicant: Applied Materials, Inc.Inventors: Srinivas Gandikota, Yixiong Yang, Tianyi Huang, Geetika Bajaj, Hsin-Jung Yu, Tengzhou Ma, Seshadri Ganguli, Tuerxun Ailihumaer, Yogesh Sharma, Debaditya Chatterjee
-
Patent number: 12112951Abstract: Methods of manufacturing and processing semiconductor devices (i.e., electronic devices) are described. Embodiments of the disclosure advantageously provide electronic devices which comprise an integrated dipole region to meet reduced thickness and lower thermal budget requirements. The electronic devices described herein comprise a source region, a drain region, and a channel separating the source region and the drain region, and a dipole region having an interfacial layer, a metal film substantially free of non-metal atoms on the interfacial layer, and a high-? dielectric layer on the metal film. In some embodiments, the dipole region of the electronic devices comprises an interfacial layer, a high-? dielectric layer on the interfacial layer, and a metal film on the high-? dielectric layer. In some embodiments, the methods comprise annealing the substrate to drive particles of metal from the metal film into one or more of the interfacial layer or the high-? dielectric layer.Type: GrantFiled: February 17, 2022Date of Patent: October 8, 2024Assignee: Applied Materials, Inc.Inventors: Srinivas Gandikota, Yixiong Yang, Steven C. H. Hung, Tianyi Huang, Seshadri Ganguli
-
Patent number: 12114488Abstract: Methods of forming memory devices are described. A molybdenum silicide nucleation layer is formed, and the substrate is soaked in a titanium precursor prior to a bulk molybdenum gap fill process. In other embodiments, a molybdenum silicide film is formed in a first process cycle and a second process cycle is performed where the substrate is exposed to a titanium precursor. In further embodiments, a substrate having at least one feature thereon is exposed to a first titanium precursor and a nitrogen-containing reactant. The substrate is then soaked in a second titanium precursor, and then is exposed to a first molybdenum precursor followed by exposure to a silane to form a molybdenum silicide layer on a surface of the substrate.Type: GrantFiled: May 5, 2021Date of Patent: October 8, 2024Assignee: Applied Materials, Inc.Inventors: Yong Yang, Kunal Bhatnagar, Srinivas Gandikota, Seshadri Ganguli, Jose Alexandro Romero, Mandyam Sriram, Mohith Verghese, Jacqueline S. Wrench, Yixiong Yang
-
Patent number: 12100595Abstract: A sacrificial sealing layer is formed on a high-? metal gate (HKMG) stack to suppress oxidants, e.g., oxygen and water, from impacting the metal gate stack, thus preserving the device EOT. The method integrated processes that include forming an interfacial layer on the substrate; forming a high-? metal oxide layer on the interfacial layer, the high-? metal oxide layer comprising a dipole region adjacent to the interfacial layer, the dipole region; depositing a capping layer on the high-? metal oxide layer; and forming a sacrificial sealing layer on the capping layer. The dipole region is formed by driving a dopant species, e.g., zinc (Zn), vanadium (V), tungsten (W), molybdenum (Mo), ruthenium (Ru), titanium (Ti), tantalum (Ta), zirconium (Zr), aluminum (Al), niobium (Nb), or mixtures thereof, of a dipole film into the high-? metal oxide layer to form a dipole region.Type: GrantFiled: June 15, 2021Date of Patent: September 24, 2024Assignee: Applied Materials, Inc.Inventors: Yong Yang, Jacqueline S. Wrench, Yixiong Yang, Jianqiu Guo, Seshadri Ganguli, Steven C. H. Hung, Srinivas Gandikota
-
Publication number: 20240266414Abstract: Embodiments of the disclosure advantageously provide methods of manufacturing semiconductor devices having multi-Vt capability in the scaled space between nanosheets in advanced GAA nodes. One or more embodiments provide an integration scheme to advantageously reduce the gate resistance by combining n-/p-dipole and mid-gap metal with low resistance to achieve desired work function and low-resistance metal gate. In one or more embodiments, a mid-gap metal is used to fill nanosheets and act as a liner for subsequent fill by a low resistance metal. After dipole engineering, instead of filling the gate-all-around nanosheet with traditional n or p metal, in one or more embodiments, the nanosheet is advantageously filled with a single work function mid-gap metal to achieve n and p work function. If the work function was shifted in either P-dipole or N-dipole bandedge after dipole engineering, the mid-gap materials can also shift the bandedge the opposite way.Type: ApplicationFiled: March 22, 2023Publication date: August 8, 2024Applicant: Applied Materials, Inc.Inventors: Srinivas Gandikota, Yixiong Yang, Tengzhou Ma, Tianyi Huang, Geetika Bajaj, Hsin-Jung Yu, Seshadri Ganguli
-
Publication number: 20240218503Abstract: Embodiments of the invention provide processes to selectively form a cobalt layer on a copper surface over exposed dielectric surfaces. In one embodiment, a method for capping a copper surface on a substrate is provided which includes positioning a substrate within a processing chamber, wherein the substrate contains a contaminated copper surface and a dielectric surface, exposing the contaminated copper surface to a reducing agent while forming a copper surface during a pre-treatment process, exposing the substrate to a cobalt precursor gas to selectively form a cobalt capping layer over the copper surface while leaving exposed the dielectric surface during a vapor deposition process, and depositing a dielectric barrier layer over the cobalt capping layer and the dielectric surface.Type: ApplicationFiled: March 18, 2024Publication date: July 4, 2024Inventors: Sang-Ho YU, Kevin MORAES, Seshadri GANGULI, Hua CHUNG, See-Eng PHAN
-
Patent number: 12022650Abstract: Methods for DRAM device with a buried word line are described. The method includes forming a metal cap layer and a molybdenum conductor layer in a feature on a substrate. The method includes depositing the metal cap layer on the substrate by physical vapor deposition (PVD) and depositing the molybdenum conductor layer by atomic layer deposition (ALD) on the metal cap layer.Type: GrantFiled: January 3, 2023Date of Patent: June 25, 2024Assignee: Applied Materials, Inc.Inventors: Yixiong Yang, Jacqueline S. Wrench, Yong Yang, Srinivas Gandikota, Annamalai Lakshmanan, Joung Joo Lee, Feihu Wang, Seshadri Ganguli
-
Patent number: 12000044Abstract: Methods of depositing a metal film with high purity are discussed. Some embodiments utilize a thermal ALD process comprising an alkyl halide and a metal precursor. Some embodiments selectively deposit a metal film with high purity on a metal surface over a dielectric surface. Some embodiments selectively deposit a metal film with high purity on a dielectric surface over a metal surface. Some embodiments deposit a metal film with greater than 99% metal atoms on an atomic basis.Type: GrantFiled: June 21, 2019Date of Patent: June 4, 2024Assignee: Applied Materials, Inc.Inventors: Sang Ho Yu, Seshadri Ganguli, Byunghoon Yoon, Wei Min Chen
-
Publication number: 20240154018Abstract: Methods for forming a semiconductor structure and semiconductor structures are described. The method comprises patterning a substrate to form a first opening and a second opening, the substrate comprising an n transistor and a p transistor, the first opening over the n transistor and the second opening over the p transistor; pre-cleaning the substrate; depositing a titanium silicide (TiSi) layer on the n transistor and on the p transistor by plasma-enhanced chemical vapor deposition (PECVD); optionally depositing a first barrier layer on the titanium silicide (TiSi) layer and selectively removing the first barrier layer from the p transistor; selectively forming a molybdenum silicide (MoSi) layer on the titanium silicide (TiSi) layer on the n transistor and the p transistor; forming a second barrier layer on the molybdenum silicide (MoSi) layer; and annealing the semiconductor structure. The method may be performed in a processing chamber without breaking vacuum.Type: ApplicationFiled: January 12, 2024Publication date: May 9, 2024Applicant: Applied Materials, Inc.Inventors: Ria Someshwar, Seshadri Ganguli, Lan Yu, Siddarth Krishnan, Srinivas Gandikota, Jacqueline S. Wrench, Yixiong Yang
-
Patent number: 11959167Abstract: Embodiments of the invention provide processes to selectively form a cobalt layer on a copper surface over exposed dielectric surfaces. In one embodiment, a method for capping a copper surface on a substrate is provided which includes positioning a substrate within a processing chamber, wherein the substrate contains a contaminated copper surface and a dielectric surface, exposing the contaminated copper surface to a reducing agent while forming a copper surface during a pre-treatment process, exposing the substrate to a cobalt precursor gas to selectively form a cobalt capping layer over the copper surface while leaving exposed the dielectric surface during a vapor deposition process, and depositing a dielectric barrier layer over the cobalt capping layer and the dielectric surface.Type: GrantFiled: June 7, 2022Date of Patent: April 16, 2024Assignee: APPLIED MATERIALS, INC.Inventors: Sang-Ho Yu, Kevin Moraes, Seshadri Ganguli, Hua Chung, See-Eng Phan
-
Patent number: 11948885Abstract: Methods and apparatus for creating a dual metal interconnect on a substrate. In some embodiments, a first liner of a first nitride material is deposited into at least one 1X feature and at least one wider than 1X feature, the first liner has a thickness of less than or equal to approximately 12 angstroms; a second liner of a first metal material is deposited into the at least one 1X feature and at least one wider than 1X feature; the first metal material is reflowed such that the at least one 1X feature is filled with the first metal material and the at least one wider than 1X feature remains unfilled with the first metal material; a second metal material is deposited on the first metal material, and the second metal material is reflowed such that the at least one wider than 1X feature is filled with the second metal material.Type: GrantFiled: June 24, 2021Date of Patent: April 2, 2024Assignee: APPLIED MATERIALS, INC.Inventors: Suketu A. Parikh, Rong Tao, Roey Shaviv, Joung Joo Lee, Seshadri Ganguli, Shirish Pethe, David Gage, Jianshe Tang, Michael A Stolfi
-
Publication number: 20240087899Abstract: Methods of manufacturing and processing semiconductor devices (i.e., electronic devices) are described. The methods include treating a surface of a metal gate stack with a radical treatment. The radical treatment may be used to treat one or more layers or surfaces of layers in the metal gate stack. The radical treatment may be performed once or multiple times during the methods described herein. The radical treatment comprises flowing one or more of nitrogen radicals (N2*) and hydrogen radicals (H*) over the surface of the metal gate stack.Type: ApplicationFiled: September 9, 2022Publication date: March 14, 2024Applicant: Applied Materials, Inc.Inventors: Zhihui Liu, Seshadri Ganguli, Tianyi Huang, Yixiong Yang, Srinivas Gandikota, Yuanhua Zheng, Yongjing Lin, Keyur Karandikar, Elizabeth Mao
-
Publication number: 20240063064Abstract: Methods of manufacturing and processing semiconductor devices (i.e., electronic devices) are described. Embodiments of the disclosure advantageously provide electronic devices which comprise a dipole region and meet reduced thickness and lower thermal budget requirements. The electronic devices described herein comprise a source region, a drain region, and a channel separating the source region and the drain region, an interfacial layer on a top surface of the channel, a high-? dielectric layer on the interfacial layer, a dipole layer on the high-? dielectric layer, and optionally, a capping layer on the dipole layer. In some embodiments, the methods comprise annealing the substrate to drive atoms from the dipole layer into one or more of the interfacial layer or the high-? dielectric layer.Type: ApplicationFiled: August 19, 2022Publication date: February 22, 2024Applicant: Applied Materials, Inc.Inventors: Srinivas Gandikota, Yixiong Yang, Tianyi Huang, Tengzhou Ma, Seshadri Ganguli
-
Patent number: 11908914Abstract: Methods for forming a semiconductor structure and semiconductor structures are described. The method comprises patterning a substrate to form a first opening and a second opening, the substrate comprising an n transistor and a p transistor, the first opening over the n transistor and the second opening over the p transistor; pre-cleaning the substrate; depositing a titanium silicide (TiSi) layer on the n transistor and on the p transistor by plasma-enhanced chemical vapor deposition (PECVD); optionally depositing a first barrier layer on the titanium silicide (TiSi) layer and selectively removing the first barrier layer from the p transistor; selectively forming a molybdenum silicide (MoSi) layer on the titanium silicide (TiSi) layer on the n transistor and the p transistor; forming a second barrier layer on the molybdenum silicide (MoSi) layer; and annealing the semiconductor structure. The method may be performed in a processing chamber without breaking vacuum.Type: GrantFiled: July 15, 2021Date of Patent: February 20, 2024Assignee: Applied Materials, Inc.Inventors: Ria Someshwar, Seshadri Ganguli, Lan Yu, Siddarth Krishnan, Srinivas Gandikota, Jacqueline S. Wrench, Yixiong Yang
-
Patent number: 11894233Abstract: Methods of depositing platinum group metal films of high purity, low resistivity, and good conformality are described. A platinum group metal film is formed in the absence of an oxidant. The platinum group metal film is selectively deposited on a conductive substrate at a temperature less than 200° C. by using an organic platinum group metal precursor.Type: GrantFiled: September 29, 2022Date of Patent: February 6, 2024Assignee: Applied Materials, Inc.Inventors: Yixiong Yang, Wei V. Tang, Seshadri Ganguli, Sang Ho Yu, Feng Q. Liu, Jeffrey W. Anthis, David Thompson, Jacqueline S. Wrench, Naomi Yoshida
-
Publication number: 20240026529Abstract: Embodiments of the disclosure provide conformally deposited molybdenum films having reduced resistivity and methods of forming the same. The methods include converting an amorphous silicon layer to a metal layer by thermally soaking the amorphous silicon layer comprising silicon atoms in the presence of a metal compound selected from the group consisting of a molybdenum compound and a tungsten compound until at least a portion of the silicon atoms in the amorphous silicon layer are replaced by metal atoms selected from the group consisting of molybdenum atoms and tungsten atoms. The methods include conformally depositing a molybdenum film on the metal layer.Type: ApplicationFiled: July 17, 2023Publication date: January 25, 2024Applicant: Applied Materials, Inc.Inventors: Srinivas Gandikota, Tuerxun Ailihumaer, Yixiong Yang, Seshadri Ganguli, Yogesh Sharma
-
Patent number: 11869806Abstract: Methods for forming a semiconductor structure are described. The method includes cleaning a substrate to form a substrate surface substantially free of oxide, exposing the substrate surface to a first molybdenum precursor, and exposing the substrate surface to a reactant to selectively deposit a first molybdenum film on the substrate surface. The method may be performed in a processing chamber without breaking vacuum. The method may also include forming one or more of a cap layer and a liner and annealing the substrate. The method may also include depositing a second molybdenum film on the substrate surface.Type: GrantFiled: May 7, 2021Date of Patent: January 9, 2024Assignee: Applied Materials, Inc.Inventors: Seshadri Ganguli, Jacqueline S. Wrench, Yixiong Yang, Yong Yang, Srinivas Gandikota
-
Patent number: 11859277Abstract: Methods of depositing a metal film are discussed. A metal film is formed on the bottom of feature having a metal bottom and dielectric sidewalls. Formation of the metal film comprises exposure to a metal precursor and an alkyl halide catalyst while the substrate is maintained at a deposition temperature. The metal precursor has a decomposition temperature above the deposition temperature. The alkyl halide comprises carbon and halogen, and the halogen comprises bromine or iodine.Type: GrantFiled: May 21, 2021Date of Patent: January 2, 2024Assignee: Applied Materials, Inc.Inventors: Xi Cen, Kai Wu, Seshadri Ganguli, Xinming Zhang, Norman L. Tam, Abhilash Mayur
-
Publication number: 20230420486Abstract: Exemplary methods of semiconductor processing may include providing a first precursor to a semiconductor processing chamber. A substrate may be disposed within a processing region of the semiconductor processing chamber. The first precursor may include one or more of niobium, tantalum, or titanium. The methods may include contacting the substrate with the first precursor. The contacting may form a layer of metal on the substrate. The methods may include providing a second precursor to a semiconductor processing chamber. The second precursor comprises oxygen. The methods may include contacting the layer of metal with the second precursor. The contacting may form a layer of metal oxide on the substrate. The layer of metal oxide may be one or more of niobium oxide, tantalum oxide, or titanium oxide.Type: ApplicationFiled: June 12, 2023Publication date: December 28, 2023Applicant: Applied Materials, Inc.Inventors: Geetika Bajaj, Shonal Chouksey, Amit Kumar Roy, Darshan Thakare, Seshadri Ganguli, Gopi Chandran Ramachandran, Srinivas Gandikota, Jayeeta Sen